Product Preview

High Temperature TriacsSilicon Bidirectional Thyristors

Designed for high performance full-wave ac control applications where high noise immunity and high commutating di/dt are required.

Features

- Blocking Voltage to 600 V
- On-State Current Rating of 16 A RMS at 25°C
- Uniform Gate Trigger Currents in Three Quadrants
- High Immunity to dV/dt 1000 V/µs minimum at 150°C
- Minimizes Snubber Networks for Protection
- Industry Standard TO-220AB Package
- High Commutating dI/dt 2.0 A/ms minimum at 150°C
- These are Pb-Free Devices

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) (T _J = -40 to 150°C, Sine Wave, 50 to 60 Hz, Gate Open)	V _{DRM,} V _{RRM}	600	V
On-State RMS Current (Full Cycle Sine Wave, 60 Hz, T _C = 80°C)	I _{T(RMS)}	16	А
Peak Non-Repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, T _C = 25°C)	I _{TSM}	170	A
Circuit Fusing Consideration (t = 8.3 ms)	l ² t	120	A ² sec
Non-Repetitive Surge Peak Off-State Voltage (T _J = 25°C, t = 10ms)	V _{DSM/} V _{RSM}	V _{DSM/} V _{RSM} +100	V
Peak Gate Current (T _J = 150°C, t = 20ms)	I _{GM}	4.0	Α
Peak Gate Power (Pulse Width \leq 1.0 μ s, T _C = 80°C)	P _{GM}	20	W
Average Gate Power (T _J = 150°C)	P _{G(AV)}	1.0	W
Operating Junction Temperature Range	TJ	-40 to +150	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.




ON Semiconductor®

http://onsemi.com

TRIACS 16 AMPERES RMS 600 VOLTS





Work WeekPb-Free Package

WW

G

PIN ASSIGNMENT				
1	Main Terminal 1			
2	Main Terminal 2			
3	Gate			
4	Main Terminal 2			

ORDERING INFORMATION

Device	Package	Shipping
BTB16H-600BW3G	TO-220AB (Pb-Free)	50 Units / Rail

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case Junction-to-Ambient	$R_{ heta JC} \ R_{ heta JA}$	2.1 60	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 seconds	TL	260	°C


$\textbf{ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ noted; \ Electricals \ apply \ in \ both \ directions)$

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Peak Repetitive Blocking Current $(V_D = Rated V_{DRM}, V_{RRM}; Gate Open)$	T _J = 25°C T _J = 150°C	I _{DRM} / I _{RRM}	- -	<u>-</u>	0.005 3.0	mA
ON CHARACTERISTICS						
Peak On-State Voltage (Note 2) (I _{TM} = ±22.5 A Peak)		V _{TM}	_	-	1.55	V
Gate Trigger Current (Continuous dc) (V _D = 12 V, R _L = 30 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		I _{GT}	2.5 2.5 2.5	- - -	50 50 50	mA
Holding Current (V _D = 12 V, Gate Open, Initiating Current = ±150 mA)		lн	-	-	60	mA
Latching Current (V_D = 12 V, I_G = 50 mA) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		IL	- - -	- - -	70 90 70	mA
Gate Trigger Voltage (V_D = 12 V, R_L = 30 Ω) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		V _{GT}	0.5 0.5 0.5	- - -	1.7 1.1 1.1	V
Gate Non-Trigger Voltage (T _J = 150°C) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		V _{GD}	0.2 0.2 0.2	- - -	- - -	V
DYNAMIC CHARACTERISTICS						
Rate of Change of Commutating Current, See Figure 10. (Gate Open, T _J = 150°C, No Snubber)		(dl/dt) _c	2.0	-	-	A/ms
Critical Rate of Rise of On–State Current $(T_J = 150^{\circ}C, f = 120 \text{ Hz}, I_G = 2 \text{ x } I_{GT}, \text{ tr} \le 100 \text{ ns})$		dl/dt	-	-	100	A/μs
Critical Rate of Rise of Off-State Voltage $(V_D = 0.66 \text{ x } V_{DRM}, \text{ Exponential Waveform, Gate Open, } T_J = 15$	0°C)	dV/dt	1000	-	_	V/µs


Indicates Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V _{DRM}	Peak Repetitive Forward Off State Voltage
I _{DRM}	Peak Forward Blocking Current
V _{RRM}	Peak Repetitive Reverse Off State Voltage
I _{RRM}	Peak Reverse Blocking Current
V _{TM}	Maximum On State Voltage
I _H	Holding Current



Quadrant Definitions for a Triac



All polarities are referenced to MT1.

 $\dot{\text{With}}$ in–phase signals (using standard AC lines) quadrants I and III are used.




Figure 1. Typical RMS Current Derating




Figure 2. On-State Power Dissipation

1000

120 140

 $1 \cdot 10^{4}$




Figure 3. On-State Characteristics

Figure 5. Typical Hold Current Variation




Figure 6. Typical Gate Trigger Current Variation




Figure 7. Typical Gate Trigger Voltage Variation





Figure 8. Critical Rate of Rise of Off-State Voltage (Exponential Waveform)





Note: Component values are for verification of rated (di/dt)_c. See AN1048 for additional information.

Figure 9. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c

PACKAGE DIMENSIONS

TO-220 CASE 221A-07 **ISSUE AA**





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.014	0.022	0.36	0.55
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
z		0.080		2 04

STYLE 4:

- PIN 1. MAIN TERMINAL 1
 - 2. MAIN TERMINAL 2
 - GATE
 - MAIN TERMINAL 2

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partner rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative