Dual 3-Input 3-Output NOR Gate


Description

The MC10H211 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire ORing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H211 particularly useful in clock distribution applications where minimum clock skew is desired.

Features

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K[™] Compatible
- Pb-Free Packages are Available*








ON Semiconductor®

http://onsemi.com



ORDERING INFORMATION

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

Table 1. MAXIMUM RATINGS

Symbol	Characteristic	Rating	Unit
V _{EE}	Power Supply (V _{CC} = 0)	-8.0 to 0	Vdc
VI	Input Voltage (V _{CC} = 0)	0 to V _{EE}	Vdc
l _{out}	Output Current – Continuous – Surge	50 100	mA
T _A	Operating Temperature Range	0 to +75	°C
T _{stg}	Storage Temperature Range – Plastic – Ceramic	−55 to +150 −55 to +165	°C ℃

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. ELECTRICAL CHARACTERISTIC	S (V _{EE} = -5.2 V ±5%) (See Note 1)
------------------------------------	--

		0 °		25 °		75 °		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
Ι _Ε	Power Supply Current	-	42	-	38	-	42	mA
I _{inH}	Input Current High	-	720	-	450	-	450	μΑ
l _{inL}	Input Current Low	0.5	-	0.5	-	0.3	-	μΑ
V _{OH}	High Output Voltage	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
V _{OL}	Low Output Voltage	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
V _{IH}	High Input Voltage	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
V _{IL}	Low Input Voltage	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

 Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to -2.0 V. Note: If crosstalk is present, double bypass capacitor to 0.2 µF.

Table 3. AC CHARACTERISTICS

		0	o	25 °		75 °		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
t _{pd}	Propagation Delay	0.7	2.0	0.7	2.0	0.7	2.0	ns
t _r	Rise Time	0.9	2.0	0.9	2.2	0.9	2.4	ns
t _f	Fall Time	0.9	2.0	0.9	2.2	0.9	2.4	ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

ORDERING INFORMATION


Device	Package	Shipping [†]	
MC10H211FN	PLLC-20	46 Units / Rail	
MC10H211FNG	PLLC-20 (Pb-Free)	46 Units / Rail	
MC10H211FNR2	PLLC-20	500 / Tape & Reel	
MC10H211FNR2G	PLLC-20 (Pb-Free)	500 / Tape & Reel	
MC10H211L	CDIP-16	25 Unit / Rail	
MC10H211M	SOEIAJ-16	50 Unit / Rail	
MC10H211MG	SOEIAJ-16 (Pb-Free)	50 Unit / Rail	
MC10H211MEL	SOEIAJ-16	2000 / Tape & Reel	
MC10H211MELG	SOEIAJ-16 (Pb-Free)	2000 / Tape & Reel	
MC10H211P	PDIP-16	25 Unit / Rail	
MC10H211PG	PDIP-16 (Pb-Free)	25 Unit / Rail	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes


AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	_	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices


PACKAGE DIMENSIONS




PACKAGE DIMENSIONS


SOEIAJ-16 CASE 966-01 **ISSUE A**







Ν




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018). TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
q	0.35	0.50	0.014	0.020
C	0.10	0.20	0.007	0.011
D	9.90	10.50	0.390	0.413
Е	5.10	5.45	0.201	0.215
e	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
Μ	0 °	10 °	0 °	10 °
Q1	0.70	0.90	0.028	0.035
Ζ		0.78		0.031

CDIP-16 L SUFFIX CERAMIC DIP PACKAGE CASE 620A-01 **ISSUE O**



G

– 16X D

⊕ 0.25 (0.010) M T A

NOTES:

N


16X J

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC PODY
- BODY. THIS DRAWING REPLACES OBSOLETE CASE OUTLINE 620-10. 5

	INC	HES	MILLIMETERS				
DIM	MIN MAX		MIN	MAX			
Α	0.750	0.785	19.05	19.93			
В	0.240	0.295	6.10	7.49			
С		0.200		5.08			
D	0.015	0.020	0.39	0.50			
Е	0.050	BSC	1.27 BSC				
F	0.055	0.065	1.40 1.6				
G	0.100	BSC	2.54 BSC				
Η	0.008	0.015	0.21	0.38			
Κ	0.125	0.170	3.18	4.31			
Г	0.300	0.300 BSC		BSC			
М	0 °	15 °	0 °	15°			
Ν	0.020	0.040	0.51	1.01			

PACKAGE DIMENSIONS

PDIP-16 CASE 648-08 **ISSUE T**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. DIMENSION B DOES NOT INCLUDE 2 З.
- 4.
- MOLD FLASH. ROUNDED CORNERS OPTIONAL.
- 5.

	INCHES MILLIME		IETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100 BSC		2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
К	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0 °	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC). MECL 10H and MECL 10K are trademarks of Motorola, Inc.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative