NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL9008A

DATASHEET

ISL9008

Low Noise LDO with Low IO and High PSRR


FN9235 Rev 1.00 March 11, 2008

ISL9008 is a high performance single low noise, high PSRR LDO that delivers a continuous 150mA of load current. It has a low standby current and is stable with $1\mu F$ of MLCC output capacitance with an ESR of up to $200m\Omega$.

The ISL9008 has a high PSRR of 65dB and output noise less than $45\mu V_{RMS}$. When coupled with a no load quiescent current of $45\mu A$ (typical), and $0.5\mu A$ shutdown current, the ISL9008 is an ideal choice for portable wireless equipment.

The ISL9008 comes in several fixed voltage options with ±1.8% output voltage accuracy over temperature, line and load. Other output voltage options are available on request.

Pinout



Features

- High Performance LDO With 150mA Continuous Output
- · Excellent Transient Response to Large Current Steps
- Excellent Load Regulation:
 < 0.1% Voltage Change Across Full Range of Load Current
- High PSRR: 65dB @ 1kHz
- Wide Input Voltage Capability: 2.3V to 6.5V
- Very Low Quiescent Current: 45µA
- Low Dropout Voltage: Typically 200mV @ 150mA
- Low Output Noise: Typically 45μVrms @ 100μA (1.5V)
- Stable With 1µF to 4.7µF Ceramic Capacitors
- Shutdown Pin Turns Off LDO With 1µA (max) Standby Current
- Soft-Start Limits Input Current Surge During Enable
- · Current Limit and Overheat Protection
- ±1.8% Accuracy Over All Operating Conditions
- 5 Ld SC-70 Package
- -40°C to +85°C Operating Temperature Range
- · Pb-Free (RoHS compliant)

Applications

- · PDAs, Cell Phones and Smart Phones
- · Portable Instruments, MP3 Players
- · Handheld Devices Including Medical Handhelds

Ordering Information

PART NUMBER (Notes 1, 2)	PART MARKING	VO VOLTAGE (Note 3)	TEMP. RANGE (°C)	PACKAGE (Pb-Free) TAPE AND REEL	PACKAGE DRAWING
ISL9008IENZ -T	СВВ	3.3V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049
ISL9008IEMZ -T	CAY	3.0V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049
ISL9008IEKZ -T	CAW	2.85V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049
ISL9008IEJZ -T	CAV	2.8V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049
ISL9008IEHZ -T	CAT	2.75V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049
ISL9008IEFZ -T	CAS	2.5V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049
ISL9008IECZ -T	CAR	1.8V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049
ISL9008IEBZ -T	CAP	1.5V	-40 to +85	5 Ld SC-70 Tape and Reel	P5.049

NOTES:

- 1. Please refer to TB347 for details on reel specifications
- 2. For other output voltages, contact Intersil Marketing.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings Thermal Information Thermal Resistance (Note 4) θ.IA (°C/W) V_O Pin +3.6V 5 Ld SC-70 Package 565 All Other Pins-0.3V to (VIN + 0.3V) Junction Temperature Range-40°C to +125°C **Recommended Operating Conditions** Storage Temperature Range -65°C to +150°C Pb-free Reflow Profile see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. Limits established by characterization and are not production tested.

Electrical Specifications

Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature range of the device as follows:

 $T_A = -40$ °C to +85°C; $V_{IN} = (V_O + 0.5V)$ to 6.5V with a minimum V_{IN} of 2.3V; $C_{IN} = 1\mu F$; $C_O = 1\mu F$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7	TYP	MAX (Note 7)	UNITS
DC CHARACTERISTICS	l				l	1
Supply Voltage	V _{IN}		2.3		6.5	V
Ground Current	I _{DD}	Quiescent condition: I _O = 0μA		45	65	μΑ
Shutdown Current	I _{DDS}			0.5	1.2	μΑ
UVLO Threshold	V _{UV+}		1.9	2.1	2.3	V
	V _{UV-}		1.6	1.8	2.0	V
Regulation Voltage Accuracy		Initial accuracy at V _{IN} = V _O + 0.5V, I _O = 10mA, T _J = +25°C	-0.7		+0.7	%
		$V_{IN} = V_O + 0.5V$ to 6.5V, $I_O = 10\mu A$ to 150mA, $T_J = + 25^{\circ} C$	-0.8		+0.8	%
		$V_{IN} = V_O + 0.5V$ to 6.5V, $I_O = 10\mu A$ to 150mA, $T_J = -40^{\circ} C$ to +125°C	-1.8		+1.8	%
Maximum Output Current	I _{MAX}	Continuous	150			mA
Internal Current Limit	I _{LIM}		175	265	355	mA
Drop-out Voltage (Note 6)	V _{DO1}	I _O = 150mA; V _O < 2.5V		300	500	mV
	V _{DO2}	$I_O = 150 \text{mA}$; 2.5V $\leq V_O \leq 2.8 \text{V}$		250	400	mV
	V _{DO3}	I _O = 150mA; 2.8V < V _O		200	325	mV
Thermal Shutdown Temperature	T _{SD+}			140		°C
	T _{SD-}			110		°C
AC CHARACTERISTICS						
Ripple Rejection (Note 6)		I _O = 10mA, V _{IN} = 2.8V(min), V _O = 1.8V				
		@ 1kHz		65		dB
		@ 10kHz		45		dB
		@ 100kHz		35		dB
Output Noise Voltage (Note 6)		V _O = 1.5V, T _A = +25°C				
		BW = 10Hz to 100kHz, I _O = 100μA		45		μV _{RMS}
		BW = 10Hz to 100kHz, I _O = 10mA		65		μV _{RMS}
DEVICE START-UP CHARACTE	RISTICS					
Device Enable tIme	t _{EN}	Time from assertion of the ENx pin to when the output voltage reaches 95% of the VO(nom)		250	500	μs



Electrical Specifications

Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature range of the device as follows:

 $T_A = -40^{\circ}\text{C}$ to +85°C; $V_{IN} = (V_O + 0.5V)$ to 6.5V with a minimum V_{IN} of 2.3V; $C_{IN} = 1\mu\text{F}$; $C_O = 1\mu\text{F}$ (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7	TYP	MAX (Note 7)	UNITS		
LDO Soft-start Ramp Rate	t _{SSR}	Slope of linear portion of LDO output voltage ramp during start-up		30	60	µs/V		
EN PIN CHARACTERISTICS								
Input Low Voltage	V _{IL}		-0.3		0.4	V		
Input High Voltage	VIH		1.4		V _{IN} + 0.3	V		
Input Leakage Current	I _{IL} , I _{IH}				0.1	μΑ		
Pin Capacitance	C _{PIN}	Informative		5		pF		

NOTES:

- 6. VOx = 0.98*VOx(NOM); Valid for VOx greater than 1.85V
- 7. Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.

Typical Performance Curves




FIGURE 1. OUTPUT VOLTAGE vs INPUT VOLTAGE (3.3V OUTPUT)




FIGURE 3. OUTPUT VOLTAGE vs LOAD CURRENT




FIGURE 2. OUTPUT VOLTAGE CHANGE (%) vs INPUT VOLTAGE (3.3V OUTPUT)




FIGURE 4. OUTPUT VOLTAGE vs TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 5. DROPOUT VOLTAGE vs INPUT VOLTAGE (3.3V OUTPUT)




FIGURE 7. DROPOUT VOLTAGE vs LOAD CURRENT




FIGURE 9. GROUND CURRENT vs INPUT VOLTAGE




FIGURE 6. DROPOUT VOLTAGE vs INPUT VOLTAGE (2.8V OUTPUT)




FIGURE 8. DROPOUT VOLTAGE vs LOAD CURRENT




FIGURE 10. GROUND CURRENT vs LOAD

Typical Performance Curves (Continued)




FIGURE 11. GROUND CURRENT vs TEMPERATURE




FIGURE 13. LINE TRANSIENT RESPONSE, 3.3V OUTPUT




FIGURE 15. LOAD TRANSIENT RESPONSE




FIGURE 12. TURN ON/TURN OFF RESPONSE




FIGURE 14. LINE TRANSIENT RESPONSE, 2.8V OUTPUT




FIGURE 16. PSRR vs FREQUENCY

Typical Performance Curves (Continued)





FIGURE 17. SPECTRAL NOISE DENSITY vs FREQUENCY


Pin Description

PIN NUMBER	PIN NAME	DESCRIPTION
1	VIN	Supply Voltage/LDO Input: Connect a 1µF capacitor to GND.
2	GND	GND is the connection to system ground. Connect to PCB Ground plane.
3	EN	Output Enable. When this signal goes high, the LDO is turned on.
4	NC	No Connect
5	VO	LDO Output: Connect a 1µF capacitor of value to GND

Typical Application



Block Diagram



Functional Description

The ISL9008 contains all circuitry required to implement a high performance LDO. High performance is achieved through a circuit that delivers fast transient response to varying load conditions. In a quiescent condition, the ISL9008 adjusts its biasing to achieve the lowest standby current consumption.

The device also integrates current limit protection, smart thermal shutdown protection, and soft-start. Smart thermal shutdown protects the device against overheating. Soft-start minimizes start-up input current surges without causing excessive device turn-on time.

Power Control

The ISL9008 has an enable pin, (EN), to control power to the LDO output. When EN is low, the device is in shutdown mode. In this condition, all on-chip circuits are off, and the device draws minimum current, typically less than $0.3\mu A.$ When the EN pin goes high, the device first polls the output of the UVLO detector to ensure that VIN voltage is at least 2.1V (typical). Once verified, the device initiates a start-up sequence. During the start-up sequence, trim settings are first read and latched. Then, sequentially, the bandgap, reference voltage and current generation circuitry turn-on. Once the references are stable, the LDO powers-up.

During operation, whenever the VIN voltage drops below about 1.84V, the ISL9008 immediately disables the LDO output. When VIN rises back above 2.1V (assuming the EN pin is high), the device re-initiates its start-up sequence and LDO operation resumes automatically.

Reference Generation

The reference generation circuitry includes a trimmed bandgap, a trimmed voltage reference divider, a trimmed current reference generator, and an RC noise filter.

The bandgap generates a zero temperature coefficient (TC) voltage for the regulator reference and other voltage

references required for current generation and over-temperature detection.

A current generator provides references required for adaptive biasing as well as references for LDO output current limit and thermal shutdown determination.

LDO Regulation and Programmable Output Divider

The LDO Regulator is implemented with a high-gain operational amplifier driving a PMOS pass transistor. The design of the ISL9008 provides a regulator that has low quiescent current, fast transient response, and overall stability across all operating and load current conditions. LDO stability is guaranteed for a $1\mu F$ to $4.7\mu F$ output capacitor that has a tolerance better than 20% and ESR less than $200m\Omega$. The design is performance-optimized for a $1\mu F$ capacitor. Unless limited by the application, use of an output capacitor value above $4.7\mu F$ is not recommended as LDO performance improvement is minimal.

Soft-start circuitry integrated into each LDO limits the initial ramp-up rate to about 30µs/V to minimize current surge. The ISL9008 provides short-circuit protection by limiting the output current to about 200mA (typ).

The LDO uses an independently trimmed 1V reference as its input. An internal resistor divider drops the LDO output voltage down to 1V. This is compared to the 1V reference for regulation. The resistor division ratio is programmed in the factory.

Overheat Detection

The bandgap outputs a proportional-to-temperature current that is indicative of the temperature of the silicon. This current is compared with references to determine if the device is in danger of damage due to overheating. When the die temperature reaches about +140°C, the LDO momentarily shuts down until the die cools sufficiently. In the overheat condition, if the LDO sources more than 50mA it will be shut off. Once the die temperature falls back below about +110°C, the disabled LDO is re-enabled and soft-start automatically takes place.

© Copyright Intersil Americas LLC 2006-2008. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Small Outline Transistor Plastic Packages (SC70-5)



P5.049
5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.031	0.043	0.80	1.10	-
A1	0.000	0.004	0.00	0.10	-
A2	0.031	0.039	0.80	1.00	-
b	0.006	0.012	0.15	0.30	-
b1	0.006	0.010	0.15	0.25	
С	0.003	0.009	0.08	0.22	6
c1	0.003	0.009	0.08	0.20	6
D	0.073	0.085	1.85	2.15	3
Е	0.071	0.094	1.80	2.40	-
E1	0.045	0.053	1.15	1.35	3
е	0.0256 Ref		0.65 Ref		-
e1	0.051	0.0512 Ref		1.30 Ref	
L	0.010	0.018	0.26	0.46	4
L1	0.017 Ref.		0.420 Ref.		-
L2	0.006 BSC		0.15	0.15 BSC	
α	0°	8º	0°	8º	-
N	į	5	5		5
R	0.004	-	0.10	-	
R1	0.004	0.010	0.15	0.25	

Rev. 3 7/07

NOTES:

- 1. Dimensioning and tolerances per ASME Y14.5M-1994.
- 2. Package conforms to EIAJ SC70 and JEDEC MO-203AA.
- 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

TYPICAL RECOMMENDED LAND PATTERN