# 12-Bit Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- SERIAL INTERFACE
- GUARANTEED NO MISSING CODES
- 20kHz SAMPLING RATE
- LOW SUPPLY CURRENT: $250 \mu \mathrm{~A}$


## APPLICATIONS

- REMOTE DATA ACQUISITION
- ISOLATED DATA ACQUISITION
- TRANSDUCER INTERFACE
- battery operated systems


## DESCRIPTION

The ADS1286 is a 12 -bit, 20 kHz analog-to-digital converter with a differential input and sample and hold amplifier and consumes only $250 \mu \mathrm{~A}$ of supply current. The ADS 1286 offers an SPI and SSI compatible serial interface for communications over a two or three wire interface. The combination of a serial two wire interface and micropower consumption makes the ADS1286 ideal for remote applications and for those requiring isolation.
The ADS1286 is available in a 8 -pin plastic mini DIP and a 8 -lead SOIC.


## SPECIFICATIONS

At $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }},+\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\text {SAMPLE }}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1286, ADS1286A |  |  | ADS1286K, ADS1286B |  |  | ADS1286C, ADS1286L |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Input Range Absolute Input Voltage <br> Capacitance <br> Leakage Current | $\begin{gathered} +\ln -(-\ln ) \\ +\ln \\ -\ln \end{gathered}$ | $\begin{gathered} 0 \\ -0.2 \\ -0.2 \end{gathered}$ | $\begin{aligned} & 25 \\ & \pm 1 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{REF}} \\ \mathrm{~V}_{\mathrm{CC}}+0.2 \\ +0.2 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & \hline \end{aligned}$ | $*$ $*$ $*$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $*$ $*$ $*$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> No Missing Codes <br> Integral Linearity <br> Differential Linearity <br> Offset Error <br> Gain Error <br> Noise <br> Power Supply Rejection |  | 12 | $\begin{gathered} 12 \\ \\ \pm 1 \\ \pm 0.5 \\ 0.75 \\ \pm 2 \\ 50 \\ 82 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 1.0 \\ \pm 3 \\ \pm 8 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} * \\ \pm 0.75 \\ * \\ * \end{gathered}$ | * | $\begin{gathered} * \\ \pm 0.5 \\ \pm 0.25 \\ * \\ * \\ * \\ * \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 0.75 \\ * \\ * \end{gathered}$ | Bits <br> Bits <br> LSB <br> LSB <br> LSB <br> LSB <br> $\mu \mathrm{Vrms}$ <br> dB |
| SAMPLING DYNAMICS <br> Conversion Time Acquisition Time Small Signal Bandwidth |  | 1.5 | 500 | 12 | * | * | * | * | * | * | Clk Cycles Clk Cycles kHz |
| DYNAMIC CHARACTERISTICS <br> Total Harmonic Distortion <br> SINAD <br> Spurious Free Dynamic Range | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}=5.0 \mathrm{Vp}-\mathrm{p} \text { at } 5 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}=5.0 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{IN}}=5.0 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} -85 \\ -83 \\ 72 \\ 90 \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| REFERENCE INPUT <br> REF Input Range Input Resistance <br> Current Drain | $\begin{gathered} \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}} \\ \overline{\mathrm{CS}}=\frac{\mathrm{GND}, \mathrm{f}_{\mathrm{CLK}}=0 \mathrm{~Hz}}{\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}} \\ \mathrm{t}_{\mathrm{CYC}} \geq 640 \mu \mathrm{~s}, \mathrm{f}_{\mathrm{CLK}} \leq 25 \mathrm{kHz} \\ \mathrm{t}_{\mathrm{CYC}}=80 \mu \mathrm{~s}, \mathrm{f}_{\mathrm{CLK}}=200 \mathrm{kHz} \end{gathered}$ | 1.25 | $\begin{gathered} 2.5 \\ 5000 \\ 5000 \\ 0.01 \\ 2.4 \\ 2.4 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+0.05 \mathrm{~V} \\ \\ 2.5 \\ 20 \\ 20 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * <br> * | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * <br> * | V <br> $\mathrm{M} \Omega$ <br> $\mathrm{M} \Omega$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| DIGITAL INPUT/OUTPUT <br> Logic Family Logic Levels: <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ <br> Data Format | $\begin{aligned} \mathrm{I}_{\mathrm{IH}} & =+5 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{IL}} & =+5 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{OH}} & =250 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{OL}} & =250 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 3 \\ 0.0 \\ 3 \\ 0.0 \end{gathered}$ | CMOS <br> raight Bin | $\begin{gathered} +V_{\mathrm{CC}} \\ 0.8 \\ +\mathrm{V}_{\mathrm{CC}} \\ 0.4 \end{gathered}$ ary | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS |  | +4.50 | $\begin{gathered} 5 \\ 200 \\ 250 \end{gathered}$ | $\begin{gathered} 5.25 \\ 400 \\ 500 \\ 3 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| TEMPERATURE RANGE Specified Performance | $\begin{gathered} \text { ADS1286, K, L } \\ \text { ADS1286A, B, C } \end{gathered}$ | $\begin{gathered} 0 \\ -40 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ |  | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ |  | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

* Specifications same as grade to the left.


## TIMING CHARACTERISTICS

$f_{\text {CLK }}=200 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline SYMBOL \& PARAMETER \& CONDITIONS \& MIN \& TYP \& MAX \& UNITS \\
\hline \begin{tabular}{l}
\(t_{\text {SMPL }}\) \\
\(\mathrm{t}_{\text {SMPL (MAX) }}\) \\
\(\mathrm{t}_{\mathrm{CONV}}\) \\
\(\mathrm{t}_{\mathrm{dDO}}\) \\
\(\mathrm{t}_{\text {dis }}\) \\
\(t_{\text {en }}\) \\
\(t_{h D O}\) \\
\(t_{f}\) \\
\(t_{r}\) \\
\(t_{\text {CSD }}\) \\
\(t_{\text {sucs }}\)
\end{tabular} \& \begin{tabular}{l}
Analog Input Sample Time \\
Maximum Sampling Frequency \\
Conversion Time \\
Delay TIme, DCLOCK \(\downarrow\) to \(\mathrm{D}_{\text {out }}\) Data Valid \\
Delay Tlme, \(\overline{\mathrm{CS}} \uparrow\) to \(\mathrm{D}_{\text {OUT }} \mathrm{Hi}-\mathrm{Z}\) \\
Delay TIme, DCLOCK \(\downarrow\) to \(\mathrm{D}_{\text {Out }}\) Enable \\
Output Data Remains Valid After DCLOCK \(\downarrow\) \\
\(D_{\text {OUT }}\) Fall Time \\
\(\mathrm{D}_{\text {Out }}\) Rise Time \\
Delay Time, \(\overline{\mathrm{CS}} \downarrow\) to DCLOCK \(\downarrow\) \\
Delay Time, \(\overline{\mathrm{CS}} \downarrow\) to DCLOCK \(\uparrow\)
\end{tabular} \& \begin{tabular}{l}
See Operating Sequence \\
ADS1286 \\
See Operating Sequence \\
See Test Circuits \\
See Test Circuits \\
See Test Circuits \\
\(C_{\text {LOAD }}=100 \mathrm{pF}\) \\
See Test Circuits \\
See Test Circuits \\
See Operating Sequence \\
See Operating Sequence
\end{tabular} \& 1.5

15

30 \& $$
\begin{aligned}
& 12 \\
& 85 \\
& 25 \\
& 50 \\
& 30 \\
& 70 \\
& 60
\end{aligned}
$$ \& \[

$$
\begin{gathered}
2.0 \\
20 \\
150 \\
50 \\
100 \\
\\
100 \\
100 \\
0
\end{gathered}
$$

\] \& | Clk Cycles |
| :--- |
| kHz |
| Clk Cycles |
| ns |
| ns |
| ns |
| ns |
| ns |
| ns |
| ns |
| ns | <br>

\hline
\end{tabular}

## BURR-BROWN ${ }^{\text {® }}$

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

|  |  |
| :---: | :---: |
| Analog Input ....... | -0.3 V to $\left(+\mathrm{V}_{\text {cc }}+300 \mathrm{mV}\right)$ |
| Logic Input | -0.3 V to $\left(+\mathrm{V}_{\mathrm{CC}}+300 \mathrm{mV}\right)$ |
| Case Temperature | $\ldots . .100^{\circ} \mathrm{C}$ |
| Junction Temperature | .. $+150^{\circ} \mathrm{C}$ |
| Storage Temperature . | $\ldots+125^{\circ} \mathrm{C}$ |
| External Reference Voltage | .... +5.5 V |

NOTE: (1) Stresses above these ratings may permanently damage the device.

PIN CONFIGURATION


## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## PIN ASSIGNMENTS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $V_{\text {REF }}$ | Reference Input. |
| 2 | + In | Non Inverting Input. |
| 3 | -In | Inverting Input. Connect to ground or remote ground sense point. |
| 4 | GND | Ground. |
| 5 | $\overline{\mathrm{CS}} / \mathrm{SHDN}$ | Chip Select when low, Shutdown Mode when high. |
| 6 | $\mathrm{D}_{\text {OUT }}$ | The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of $\overline{C S}$ enables the serial output. After one null bit the data is valid for the next 12 edges. |
| 7 | DCLOCK | Data Clock synchronizes the serial data transfer and determines conversion speed. |
| 8 | $+\mathrm{V}_{\mathrm{CC}}$ | Power Supply. |

PACKAGE/ORDERING INFORMATION

| PRODUCT | INTEGRAL <br> LINEARITY | TEMPERATURE <br> RANGE | PACKAGE | PACKAGE <br> DRAWING <br> NUMBER ${ }^{1}$ ) |
| :--- | :---: | :---: | :---: | :---: |
| ADS1286P | $\pm 2$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 006 |
| ADS1286PK | $\pm 2$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 006 |
| ADS1286PL | $\pm 1$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Plastic DIP | 006 |
| ADS1286U | $\pm 2$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SOIC | 182 |
| ADS1286UK | $\pm 2$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SOIC | 182 |
| ADS1286UL | $\pm 1$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | SOIC | 182 |
| ADS1286PA | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | 006 |
| ADS1286PB | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | 006 |
| ADS1286PC | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | 006 |
| ADS1286UA | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC | 182 |
| ADS1286UB | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC | 182 |
| ADS1286UC | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC | 182 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix
C of Burr-Brown IC Data Book.

[^0]
## TYPICAL PERFORMANCE CURVES

At $\mathrm{T}_{\mathrm{A}}=+25, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise specified.



CHANGE IN INTEGRAL LINEARITY AND DIFFERENTIAL





## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{T}_{\mathrm{A}}=+25, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=12.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise specified.







## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{T}_{\mathrm{A}}=+25, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=12.5 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=16 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise specified.




POWER DOWN SUPPLY CURRENT





## TYPICAL PERFORMANCE CURVES (CONT)

At $\mathrm{T}_{\mathrm{A}}=+25, \mathrm{~V}_{\text {CC }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=12.5 \mathrm{kHz}, \mathrm{f}_{\text {CLK }}=16 \cdot \mathrm{f}_{\text {SAMPLE }}$, unless otherwise specified.





Note: (1) After completing the data transfer, if further clocks are applied with $\overline{\mathrm{CS}}$ LOW, the ADC will output LSB-First data then followed with zeroes indefinitely.


Note: (2) After completing the data transfer, if further clocks are applied with $\overline{\mathrm{CS}}$ LOW, the ADC will output zeroes indefinitely.
$t_{\text {DATA }}$ : During this time, the bias current and the comparator power down and the reference input becomes a high impedance node, leaving the CLK running to clock out LSB-First data or zeroes.

FIGURE 1. ADS1286 Operating Sequence.

## SERIAL INTERFACE

The ADS1286 communicates with microprocessors and other external digital systems via a synchronous 3-wire serial interface. DCLOCK synchronizes the data transfer with each bit being transmitted on the falling DCLOCK edge and captured on the rising DCLOCK edge in the receiving system. A falling $\overline{\mathrm{CS}}$ initiates data transfer as shown in Figure 1. After $\overline{\mathrm{CS}}$ falls, the second DCLOCK pulse enables $\mathrm{D}_{\text {OUT }}$. After one null bit, the $\mathrm{A} / \mathrm{D}$ conversion result is output on the $\mathrm{D}_{\mathrm{OUT}}$ line. Bringing $\overline{\mathrm{CS}}$ high resets the ADS1286 for the next data exchange.

## MICROPOWER OPERATION

With typical operating currents of $250 \mu \mathrm{~A}$ and automatic shutdown between conversions, the ADS1286 achieves extremely low power consumption over a wide range of sample rates (see Figure 2). The auto-shutdown allows the supply current to drop with sample rate.

## SHUTDOWN

The ADS1286 is equipped with automatic shutdown features. The device draws power when the $\overline{\mathrm{CS}}$ pin is LOW and shuts down completely when the pin is HIGH. The bias circuit and comparator powers down and the reference input becomes high impedance at the end of each conversion
leaving the DCLOCK running to clock out the LSB first data or zeroes. If the $\overline{\mathrm{CS}}$ input is not running rail-to-rail, the input logic buffer will draw current. This current may be large compared to the typical supply current. To obtain the lowest supply current, bring the $\overline{\mathrm{CS}}$ pin to ground when it is low and to supply voltage when it is high.


FIGURE 2. Automatic Power Shutdown Between Conversions Allows Power Consumption to Drop with Sample Rate.

## MINIMIZING POWER DISSIPATION

In systems that have significant time between conversions, the lowest power drain will occur with the minimum $\overline{\mathrm{CS}}$ LOW time. Bringing $\overline{\mathrm{CS}}$ LOW, transferring data as quickly as possible, and then bringing it back HIGH will result in the lowest current drain. This minimizes the amount of time the device draws power. After a conversion the A/D automatically shuts down even if $\overline{\mathrm{CS}}$ is held LOW. If the clock is left running to clock out LSB-data or zero, the logic will draw a small amount of current (see Figure 3).


FIGURE 3. Shutdown Current with $\overline{\mathrm{CS}} \mathrm{HIGH}$ is Lower than with $\overline{\mathrm{CS}}$ LOW.

## RC INPUT FILTERING

It is possible to filter the inputs with an RC network as shown in Figure 4. For large values of $\mathrm{C}_{\text {FILTER }}$ (e.g., $1 \mu \mathrm{~F}$ ), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately $\mathrm{I}_{\mathrm{DC}}=20 \mathrm{pF} \times \mathrm{V}_{\mathrm{IN}} / \mathrm{t}_{\mathrm{CYC}}$ and is roughly proportional to $\mathrm{V}_{\mathrm{IN}}$. When running at the minimum cycle time of $64 \mu \mathrm{~s}$, the input current equals $1.56 \mu \mathrm{~A}$ at $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$. In this case, a filter resistor of $75 \Omega$ will cause 0.1 LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time.


FIGURE 4. RC Input Filtering.

## REDUCED REFERENCE OPERATION

The effective resolution of the ADS1286 can be increased by reducing the input span of the converter. The ADS1286 exhibits good linearity and gain over a wide range of reference voltages (see Typical Performance Curves " Change in Linearity vs Reference Voltage" and "Change in Gain vs Reference Voltage"). However, care must be taken when operating at low values of $\mathrm{V}_{\text {REF }}$ because of the reduced LSB size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low $\mathrm{V}_{\text {REF }}$ values:

1. Offset
2. Noise

## OFFSET WITH REDUCED $V_{\text {ref }}$

The offset of the ADS1286 has a larger effect on the output code. When the ADC is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Curve "Change in Offset vs Reference Voltage" shows how offset in LSBs is related to reference voltage for a typical value of $\mathrm{V}_{\mathrm{OS}}$. For example, a $\mathrm{V}_{\mathrm{OS}}$ of $122 \mu \mathrm{~V}$ which is 0.1 LSB with a 5 V reference becomes 0.5 LSB with a 1 V reference and 2.5 LSB with a 0.2 V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the negative input of the ADS1286.

## NOISE WITH REDUCED $V_{\text {REF }}$

The total input referred noise of the ADS1286 can be reduced to approximately $200 \mu \mathrm{~V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5 V reference but will become a larger fraction of an LSB as the size of the LSB is reduced.
For operation with a 5 V reference, the $200 \mu \mathrm{~V}$ noise is only 0.15LSB peak-to-peak. In this case, the ADS1286 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 2.5 V reference this same $200 \mu \mathrm{~V}$ noise is 0.3 LSB peak-to-peak. If the reference is further reduced to 1 V , the $200 \mu \mathrm{~V}$ noise becomes equal to $0.8 L S B s$ and a stable code may be difficult to achieve. In this case averaging multiple readings may be necessary.


FIGURE 5. Thermocouple Application Using a MUX to Scale the Input Range of the ADS1286.


FIGURE 6. ADS1286 with RTD Sensor.

## PACKAGING INFORMATION

| ORDERABLE DEVICE | STATUS(1) | PACKAGE TYPE | PACKAGE DRAWING | PINS | PACKAGE QTY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1286P | ACTIVE | PDIP | P | 8 | 50 |
| ADS1286PA | ACTIVE | PDIP | P | 8 | 50 |
| ADS1286PB | ACTIVE | PDIP | P | 8 | 50 |
| ADS1286PC | ACTIVE | PDIP | P | 8 | 50 |
| ADS1286PK | ACTIVE | PDIP | P | 8 | 50 |
| ADS1286PL | ACTIVE | PDIP | P | 8 | 50 |
| ADS1286U | ACTIVE | SOIC | D | 8 | 100 |
| ADS1286U/2K5 | ACTIVE | SOIC | D | 8 | 2500 |
| ADS1286UA | ACTIVE | SOIC | D | 8 | 100 |
| ADS1286UA/2K5 | ACTIVE | SOIC | D | 8 | 2500 |
| ADS1286UB | ACTIVE | SOIC | D | 8 | 100 |
| ADS1286UB/2K5 | ACTIVE | SOIC | D | 8 | 2500 |
| ADS1286UC | ACTIVE | SOIC | D | 8 | 100 |
| ADS1286UC/2K5 | ACTIVE | SOIC | D | 8 | 2500 |
| ADS1286UK | ACTIVE | SOIC | $D$ | 8 | 100 |
| ADS1286UK/2K5 | ACTIVE | SOIC | $D$ | 8 | 2500 |
| ADS1286UL | ACTIVE | SOIC | D | 8 | 100 |
| ADS1286UL/2K5 | ACTIVE | SOIC | $D$ | 8 | 2500 |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Tl components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com | Audio |
| :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive |
| DSP | dsp.ti.com | Broadband |
| Interface | interface.ti.com | Digital Control |
| Logic | logic.ti.com | Military |
| Power Mgmt | power.ti.com | Optical Networking |
| Microcontrollers | microcontroller.ti.com | Security |
|  |  | Telephony |
|  |  | Video \& Imaging |
|  |  | Wireless |

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated


[^0]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

