# speed cuss 12-Bit, 10MHz Sampling ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- NO MISSING CODES
- LOW POWER: 250mW
- INTERNAL REFERENCE
- WIDEBAND TRACK-AND-HOLD: 65MHz
- SINGLE +5V SUPPLY


## APPLICATIONS

- IF AND BASEBAND DIGITIZATION
- DATA ACQUISITION CARDS
- TEST INSTRUMENTATION
- CCD IMAGING

Copiers
Scanners
Cameras

## DESCRIPTION

The ADS802 is a low-power, monolithic 12 -bit, 10 MHz Analog-to-Digital (A/D) converter utilizing a small geometry CMOS process. This complete converter includes a 12-bit quantizer, wideband track-and-hold, reference and three-state outputs. It operates from a single +5 V power supply and can be configured to accept either differential or single-ended input signals.
The ADS802 employs digital error correction in order to provide excellent Nyquist differential linearity performance for demanding imaging applications. Its low distortion, high SNR, and high-oversampling capability give it the extra margin needed for telecommunications, test instrumentation, and video applications.
This high-performance A/D converter is specified for ac and DC performance at a 10 MHz sampling rate. The ADS802 is available in SO-28 and SSOP-28 packages.

- VIDEO DIGITIZING
- GAMMA CAMERAS


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$


NOTE: (1) Stresses above these ratings may permanently damage the device.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING <br> NUMBER ${ }^{(1)}$ | TRANSPORT MEDIA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS802U | SO-28 | 217 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADS802U | ADS802U | Rails |
| ADS802E | SSOP-28 | 324 |  | ADS802E | ADS802E | Rails |
| ADS802E | " | " | " | " | ADS802E/1K | Tape and Reel |

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "ADS802E/1K" will yield a single 1000-piece Tape and Reel.

## ELECTRICAL CHARACTERISTICS

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, and Sampling Rate $=10 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having 2 ns rise-and-fall time, unless otherwise noted.

| PARAMETER | CONDITIONS | TEMP | ADS802U, E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Resolution <br> Specified Temperature Range | $\mathrm{T}_{\text {AMBIENT }}$ |  | -40 | 12 | +85 | Bits ${ }^{\circ} \mathrm{C}$ |
| ANALOG INPUT <br> Differential Full-Scale Input Range Common-Mode Voltage Analog Input Bandwidth ( -3 dB ) <br> Small Signal <br> Full Power Input Impedance | Both Inputs <br> -20dBFS ${ }^{(1)}$ Input OdBFS Input | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | +1.25 | $\begin{gathered} +2.25 \\ \\ 400 \\ 65 \\ 1.25 \text { \|\| } 4 \end{gathered}$ | +3.25 | V <br> V <br> MHz <br> MHz <br> $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| DIGITAL INPUT <br> Logic Family <br> Convert Command | Start Conversion |  | TTL/HCT Compatible CMOS Falling Edge |  |  |  |
| ACCURACY ${ }^{(2)}$ <br> Gain Error <br> Gain Tempco <br> Power-Supply Rejection of Gain Input Offset Error <br> Power-Supply Rejection of Offset | $\mathrm{f}_{\mathrm{S}}=2.5 \mathrm{MHz}$ <br> Delta $+V_{S}= \pm 5 \%$ <br> Delta $+\mathrm{V}_{\mathrm{S}}= \pm 5 \%$ | $\begin{gathered} +25^{\circ} \mathrm{C} \\ \text { Full } \\ \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \pm 0.6 \\ & \pm 1.0 \\ & \pm 85 \\ & 0.03 \\ & \pm 2.1 \\ & 0.05 \end{aligned}$ | $\begin{gathered} \pm 1.5 \\ \pm 2.5 \\ \\ 0.1 \\ \pm 3.0 \\ 0.1 \end{gathered}$ | $\begin{gathered} \% \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% F S R / \% \\ \% \\ \% \text { FSR/\% } \end{gathered}$ |
| CONVERSION CHARACTERISTICS <br> Sample Rate <br> Data Latency |  |  | 10k | 6.5 | 10M | Sample/s Convert Cycle |
| DYNAMIC CHARACTERISTICS <br> Differential Linearity Error $\begin{aligned} & f=500 \mathrm{kHz} \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ <br> No Missing Codes Integral Linearity Error at $\mathfrak{f}=500 \mathrm{kHz}$ Spurious-Free Dynamic Range (SFDR) $\begin{aligned} & f=500 \mathrm{kHz}(-1 \mathrm{dBFS} \text { input }) \\ & \mathrm{f}=5 \mathrm{MHz}(-1 \mathrm{dBFS} \text { input }) \end{aligned}$ | Best Fit | $\begin{gathered} +25^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \end{gathered}$ | $\begin{aligned} & 67 \\ & 66 \\ & 63 \\ & 62 \end{aligned}$ | $\begin{aligned} & \pm 0.3 \\ & \pm 0.4 \\ & \pm 0.4 \\ & \pm 0.4 \end{aligned}$ <br> Guaranteed $\pm 1.7$ <br> 77 <br> 75 <br> 67 <br> 66 | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \\ & \pm 1.0 \\ & \pm 1.0 \\ & \pm 2.75 \end{aligned}$ | LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> dBFS <br> dBFS <br> dBFS <br> dBFS |

NOTE: (1) dBFS refers to dB below Full Scale. (2). Percentage accuracies are referred to the internal A/D converter Full-Scale Range of $4 \mathrm{Vp}-\mathrm{p}$. (3) IMD is referred to the larger of the two input signals. If referred to the peak envelope signal $(\approx 0 \mathrm{~dB})$, the intermodulation products will be 7 dB lower. (4) No "rollover" of bits.

## ELECTRICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, and Sampling Rate $=10 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise-and-fall time, unless otherwise noted.

| PARAMETER | CONDITIONS | TEMP | ADS802U, E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| DYNAMIC CHARACTERISTICS (Cont.) <br> Two-Tone Intermodulation Distortion (IMD) ${ }^{(3)}$ $\mathrm{f}=4.4 \mathrm{MHz}$ and 4.5 MHz ( -7 dBFS each tone) $\begin{aligned} & \text { Signal-to-Noise Ratio (SNR) } \\ & f=500 \mathrm{kHz} \text { (-1dBFS input) } \\ & \mathrm{f}=5 \mathrm{MHz} \text { (-1dBFS input) } \\ & \text { Signal-to-(Noise + Distortion) (SINAD) } \\ & \mathrm{f}=500 \mathrm{kHz} \text { (-1dBFS input) } \\ & \mathrm{f}=5 \mathrm{MHz} \text { (-1dBFS input) } \end{aligned}$ <br> Differential Gain Error <br> Differential Phase Error <br> Aperture Delay Time <br> Aperture Jitter <br> Overvoltage Recovery Time ${ }^{(4)}$ | NTSC or PAL <br> NTSC or PAL <br> 1.5x Full-Scale Input | $\begin{gathered} +25^{\circ} \mathrm{C} \\ \text { Full } \\ \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & 65 \\ & 64 \\ & 64 \\ & 62 \\ & 63 \\ & 61 \\ & 61 \\ & 60 \end{aligned}$ | -65 -64 67 67 66 66 66 65 63 62 0.5 0.1 2 7 2 |  | dBc dBc dB dB dB dB dB dB dB dB $\%$ Degrees ns ps rms ns |
| OUTPUTS <br> Logic Family Logic Coding Logic Levels <br> 3-State Enable Time <br> 3-State Disable Time | Logic Selectable Logic LOW Logic HIGH | Full <br> Full <br> Full <br> Full | $\begin{gathered} 0 \\ 2.0 \end{gathered}$ | ompat <br> B or <br> 20 <br> 2 | $\begin{gathered} 0.4 \\ +V_{S} \\ 40 \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~ns} \\ \mathrm{~ns} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Supply Voltage: + $\mathrm{V}_{\mathrm{S}}$ <br> Supply Current: $+I_{S}$ <br> Power Consumption <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ $\begin{aligned} & \text { SO-28 } \\ & \text { SSOP-28 } \end{aligned}$ | Operating <br> Operating <br> Operating <br> Operating <br> Operating | $\begin{gathered} \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \end{gathered}$ | $+4.75$ $\begin{aligned} & 75 \\ & 50 \end{aligned}$ | $\begin{gathered} +5.0 \\ 50 \\ 52 \\ 250 \\ 260 \end{gathered}$ | $\begin{gathered} +5.25 \\ 62 \\ 62 \\ 310 \\ 310 \\ \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mW} \\ \mathrm{~mW} \end{gathered}$ |

PIN CONFIGURATION


PIN DESCRIPTIONS

| PIN | DESIGNATOR | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | GND | Ground |
| 2 | B1 | Bit 1, Most Significant Bit (MSB) |
| 3 | B2 | Bit 2 |
| 4 | B3 | Bit 3 |
| 5 | B4 | Bit 4 |
| 6 | B5 | Bit 5 |
| 7 | B6 | Bit 6 |
| 8 | B7 | Bit 7 |
| 9 | B8 | Bit 8 |
| 10 | B9 | Bit 9 |
| 11 | B10 | Bit 10 |
| 12 | B11 | Bit 11 |
| 13 | B12 | Bit 12, Least Significant Bit (LSB) |
| 14 | GND | Ground |
| 15 | $+\mathrm{V}_{\text {S }}$ | +5V Power Supply |
| 16 | CLK | Convert Clock Input, 50\% Duty Cycle |
| 17 | $+\mathrm{V}_{\text {S }}$ | +5V Power Supply |
| 18 | $\overline{\mathrm{OE}}$ | HIGH: High-Impedance State. LOW or Floating: Normal Operation. Internal pull-down resistors. |
| 19 | MSBI | Most Significant Bit Inversion, HIGH: MSB inverted for complementary output. LOW or Floating: Straight output. Internal pull-down resistors. |
| 20 | $+\mathrm{V}_{\text {S }}$ | +5V Power Supply |
| 21 | REFB | Bottom Reference Bypass. For external bypassing of internal +1.25 V reference. |
| 22 | CM | Common-Mode Voltage. It is derived by (REFT + REFB)/2. |
| 23 | REFT | Top Reference Bypass. For external bypassing of internal +3.25 V reference. |
| 24 | $+\mathrm{V}_{\text {S }}$ | +5V Power Supply |
| 25 | GND | Ground |
| 26 | IN | Input |
| 27 | $\overline{\mathrm{N}}$ | Complementary Input |
| 28 | GND | Ground |

TIMING DIAGRAM


| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CONV }}$ | Convert Clock Period | 100 |  | $100 \mu \mathrm{~s}$ | ns |
| $\mathrm{t}_{\mathrm{L}}$ | Clock Pulse LOW | 48 | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Clock Pulse HIGH | 48 | 50 |  | ns |
| $\mathrm{t}_{\mathrm{D}}$ | Aperture Delay |  | 2 |  | ns |
| $\mathrm{t}_{1}$ | Data Hold Time, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | 3.9 |  |  | ns |
| $\mathrm{t}_{2}$ | New Data Delay Time, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ |  |  | 12.5 | ns |

NOTE: (1) " s/" indicates the portion of the waveform that will stretch out at slower sample rates.

## TYPICAL CHARACTERISTICS

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=10 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise-and-fall time, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=10 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise-and-fall time, unless otherwise noted.





DYNAMIC PERFORMANCE vs SINGLE-ENDED FULL-SCALE INPUT RANGE


DYNAMIC PERFORMANCE vs DIFFERENTIAL FULL-SCALE INPUT RANGE


## TYPICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=10 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise-and-fall time, unless otherwise noted.







## TYPICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, Sampling Rate $=10 \mathrm{MHz}$, with a $50 \%$ duty cycle clock having a 2 ns rise-and-fall time, unless otherwise noted.





## THEORY OF OPERATION

The ADS802 is a high-speed, sampling A/D converter with pipelining. It uses a fully differential architecture and digital error correction to guarantee 12-bit resolution. The differential track-and-hold circuit is shown in Figure 1. The switches are controlled by an internal clock that has a non-overlapping two-phase signal, $\phi 1$ and $\phi 2$. At the sampling time, the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, $\phi 2$, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op-amp output. At this time, the charge redistributes between $\mathrm{C}_{\mathrm{I}}$ and $\mathrm{C}_{\mathrm{H}}$, completing one track-andhold cycle. The differential output is a held DC representation of the analog input at the sample time. The track-and-hold circuit can also convert a single-ended input signal into a fully differential signal for the quantizer.
The pipelined quantizer architecture has 11 stages with each stage containing a 2 -bit quantizer and a 2 -bit Digital-toAnalog Converter (DAC), as shown in Figure 2. Each 2-bit quantizer stage converts on the edge of the sub-clock, which is twice the frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to


FIGURE 1. Input Track-and-Hold Configuration with Timing Signals.


FIGURE 2. Pipeline A/D Converter Architecture.
time-align it with the data created from the following quantizer stages. This aligned data is fed into a digital error correction circuit that can adjust the output data based on the information found on the redundant bits. This technique gives the ADS802 excellent differential linearity and guarantees no missing codes at the 12 -bit level.
Since there are two pipeline stages per external clock cycle, there is a 6.5 clock cycle data latency from the start convert signal to the valid output data. The output data is available in Straight Offset Binary (SOB) or Binary Two's Complement (BTC) format.

## THE ANALOG INPUT AND INTERNAL REFERENCE

The analog input of the ADS802 can be configured in various ways and driven with different circuits, depending on the nature of the signal and the level of performance desired. The ADS802 has an internal reference that sets the full-scale input range of the $\mathrm{A} / \mathrm{D}$ converter. The differential input range has each input centered around the common-mode of +2.25 V , with each of the two inputs having a full-scale range of +1.25 V to +3.25 V . Since each input is $2 \mathrm{Vp}-\mathrm{p}$ and $180^{\circ}$ out-of-phase with the other, a 4 V differential input signal to the quantizer results. As shown in Figure 3, the positive fullscale reference (REFT) and the negative full-scale (REFB) are brought out for external bypassing. In addition, the common-mode voltage (CM) may be used as a reference to provide the appropriate offset for the driving circuitry. However, care must be taken not to appreciably load this reference node. For more information regarding external references, single-ended input, and ADS802 drive circuits, refer to the applications section.


FIGURE 3. Internal Reference Structure.

## CLOCK REQUIREMENTS

The CLK pin accepts a CMOS level clock input. The rising and falling edges of the externally applied convert command clock controls the various interstage conversions in the pipeline. Therefore, the duty cycle of the clock should be held at $50 \%$ with low jitter and fast rise-and-fall times of 2 ns or less. This is particularly important when digitizing a highfrequency input and operating at the maximum sample rate. Deviation from a $50 \%$ duty cycle will effectively shorten some of the interstage settling times, thus degrading the SNR and DNL performance.

## DIGITAL OUTPUT DATA

The 12-bit output data is provided at CMOS logic levels. The standard output coding is Straight Offset Binary where a fullscale input signal corresponds to all " 1 s " at the output. This condition is met with pin 19 LOW or Floating due to an internal pull-down resistor. By applying a logic HIGH voltage to this pin, a Binary Two's Complement output will be provided where the most significant bit is inverted. The digital outputs of the ADS802 can be set to a high impedance state by driving $\overline{\mathrm{OE}}$ (pin 18) with a logic HIGH. Normal operation is achieved with pin 18 LOW or Floating due to internal pulldown resistors. This function is provided for testability purposes and is not meant to drive digital buses directly, or be dynamically changed during the conversion process.

|  | OUTPUT CODE |  |
| :--- | :---: | :---: |
|  | SOB <br> PIN 19 | BTC <br> PIN 19 <br> FLOATING or LOW |
| HIGH |  |  |$|$

TABLE I. Coding Table for the ADS802.

## APPLICATIONS

## DRIVING THE ADS802

The ADS802 has a differential input with a common-mode of +2.25 V . For ac-coupled applications, the simplest way to create this differential input is to drive the primary winding of a transformer with a single-ended input. A differential output is created on the secondary if the center tap is tied to the common-mode voltage of +2.25 V , as per Figure 4. This transformer-coupled input arrangement provides good high-


FIGURE 4. AC-Coupled Single-Ended to Differential Drive Circuit Using a Transformer.
frequency ac performance. It is important to select a transformer that gives low distortion and does not exhibit core saturation at full-scale voltage levels. Since the transformer does not appreciably load the ladder, there is no need to buffer the common-mode (CM) output in this instance. In general, it is advisable to keep the current draw from the CM output pin below $0.5 \mu \mathrm{~A}$ to avoid nonlinearity in the internal reference ladder. A FET input operational amplifier, such as the OPA130, can provide a buffered reference for driving external circuitry. The analog IN and $\overline{\mathrm{IN}}$ inputs should be bypassed with 22 pF capacitors to minimize track-and-hold glitches and to improve high input frequency performance.
Figure 5 illustrates another possible low-cost interface circuit that utilizes resistors and capacitors in place of a transformer. Depending on the signal bandwidth, the component values should be carefully selected in order to maintain the performance outlined in the data sheet. The input capacitors, $\mathrm{C}_{\mathrm{IN}}$, and the input resistors, $\mathrm{R}_{\mathrm{IN}}$, create a high-pass filter with the lower corner frequency at $f_{C}=1 /\left(2 \pi R_{\text {IN }} C_{\text {IN }}\right)$. The corner frequency can be reduced by either increasing the value of $\mathrm{R}_{\text {IN }}$ or $\mathrm{C}_{\text {IN }}$. If the circuit operates with a $50 \Omega$ or $75 \Omega$ impedance level, the resistors are fixed and only the value of the capacitor can be increased. Usually ac-coupling capacitors are electrolytic or tantalum capacitors with values of $1 \mu \mathrm{~F}$ or higher. It should be noted that these large capacitors become inductive with increased input frequency, which could lead to signal amplitude errors or oscillation. To maintain a low ac-coupling impedance throughout the signal band, a small value (e.g. $1 \mu \mathrm{~F}$ ) ceramic capacitor could be added in parallel with the polarized capacitor.
Capacitors $\mathrm{C}_{\mathrm{SH} 1}$ and $\mathrm{C}_{\mathrm{SH} 2}$ are used to minimize current glitches resulting from the switching in the input track-andhold stage and to improve signal-to-noise performance. These capacitors can also be used to establish a low-pass filter and effectively reduce the noise bandwidth. In order to create a real pole, resistors $\mathrm{R}_{\mathrm{SER} 1}$ and $\mathrm{R}_{\mathrm{SER} 2}$ were added in series with each input. The cutoff frequency of the filter is determined by $\mathrm{f}_{\mathrm{C}}=1 /\left(2 \pi \mathrm{R}_{\mathrm{SER}} \cdot\left(\mathrm{C}_{\mathrm{SH}}+\mathrm{C}_{\mathrm{ADC}}\right)\right)$, where $\mathrm{R}_{\mathrm{SER}}$ is the resistor
in series with the input, $\mathrm{C}_{\mathrm{SH}}$ is the external capacitor from the input to ground, and $\mathrm{C}_{\mathrm{ADC}}$ is the internal input capacitance of the A/D converter (typically 4 pF ).
Resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ are used to derive the necessary com-mon-mode voltage from the buffered top and bottom references. The total load of the resistor string should be selected so that the current does not exceed 1 mA . Although the circuit in Figure 5 uses two resistors of equal value so that the common-mode voltage is centered between the top and bottom reference $(+2.25 \mathrm{~V})$, it is not necessary to do so. In all cases the center point, $\mathrm{V}_{\mathrm{CM}}$, should be bypassed to ground in order to provide a low-impedance ac ground.

If the signal needs to be DC coupled to the input of the ADS802, an operational amplifier input circuit is required. In the differential input mode, any single-ended signal must be modified to create a differential signal. This can be accomplished by using two operational amplifiers; one in the noninverting mode for the input and the other amplifier in the inverting mode for the complementary input. The low distortion circuit in Figure 6 will provide the necessary input shifting required for signals centered around ground. It also employs a diode for output level shifting to guarantee a low distortion +3.25 V output swing. Other amplifiers can be used in place of the OPA642s if the lowest distortion is not necessary. If output level shifting circuits are not used, care must be taken to select operational amplifiers that give the necessary performance when swinging to +3.25 V with a $\pm 5 \mathrm{~V}$ supply operational amplifier.
The ADS802 can also be configured with a single-ended input full-scale range of +0.25 V to +4.25 V by tying the complementary input to the common-mode reference voltage (see Figure 7). This configuration will result in increased even-order harmonics, especially at higher input frequencies. However, this tradeoff may be quite acceptable for timedomain applications. The driving amplifier must give adequate performance with $\mathrm{a}+0.25 \mathrm{~V}$ to +4.25 V output swing in this case.


FIGURE 5. AC-Coupled Differential Input Circuit.


FIGURE 6. A Low Distortion DC-Coupled, Single-Ended to Differential Input Driver Circuit.


FIGURE 7. Single-Ended Input Connection.

## EXTERNAL REFERENCES AND

## ADJUSTMENT OF FULL-SCALE RANGE

The internal reference buffers are limited to approximately 1 mA of output current. As a result, these internal +1.25 V and +3.25 V references may be overridden by external references that have at least 18 mA (at room temperature) of output drive capability. In this instance, the common-mode voltage will be set halfway between the two references. This feature can be used to adjust the gain error, improve gain drift, or to change the full-scale input range of the ADS801. Changing the fullscale range to a lower value has the benefit of easing the swing requirements of external input amplifiers. The external references can vary as long as the value of the external top reference ( $\mathrm{REFT}_{\text {EXT }}$ ) is less than or equal to +3.4 V , the value of the external bottom reference $\left(\mathrm{REFB}_{\mathrm{EXT}}\right)$ is greater than or equal to +1.1 V , and the difference between the external references are greater than or equal to 1.5 V .
For the differential configuration, the full-scale input range will be set to the external reference values that are selected. For the single-ended mode, the input range is $2 \cdot\left(\operatorname{REFT}_{\mathrm{EXT}}-\mathrm{REFB}_{\mathrm{EXT}}\right)$,
with the common-mode being centered at $\left(\mathrm{REFT}_{\mathrm{EXT}}+\right.$ $\mathrm{REFB}_{\mathrm{EXT}} / 2$. Refer to the typical performance curves for expected performance versus full-scale input range.
The circuit in Figure 8 works completely on a single +5 V supply. As a reference element, it uses micro-power reference REF1004-2.5 that is set to a quiescent current of 0.1 mA . Amplifier $\mathrm{A}_{2}$ is configured as a follower to buffer the +1.25 V generated from the resistor divider. To provide the necessary current drive, a pull-down resistor $\left(\mathrm{R}_{\mathrm{P}}\right)$ is added.
Amplifier $\mathrm{A}_{1}$ is configured as an adjustable-gain stage, with a range of approximately 1 to 1.32 . The pull-up resistor again relieves the op amp from providing the full current drive. The value of the pull-up, pull-down resistors is not critical and can be varied to optimize power consumption. The need for pull-up, pull-down resistors depends only on the drive capability of the selected drive amplifiers, and thus can be omitted.

## PC-BOARD LAYOUT AND BYPASSING

A well-designed, clean pc-board layout will assure proper operation and clean spectral response. Proper grounding and bypassing, short lead lengths, and the use of ground planes are particularly important for high-frequency circuits. Multilayer pc-boards are recommended for best performance, but if carefully designed, a two-sided pc-board with large, heavy ground planes can give excellent results. It is recommended that the analog and digital ground pins of the ADS801 be connected directly to the analog ground plane. In our experience, this gives the most consistent results. The A/D converter power-supply commons should be tied together at the analog ground plane. Power supplies should be bypassed with $0.1 \mu \mathrm{~F}$ ceramic capacitors as close to the pin as possible.


NOTE: (1) Use parts alternatively for adjustment capability.
FIGURE 8. Optional External Reference to Set the Full-Scale Range Utilizing a Dual, Single-Supply Op Amp.

## DYNAMIC PERFORMANCE TESTING

The ADS801 is a high-performance converter and careful attention to test techniques is necessary to achieve accurate results. Highly accurate phase-locked signal sources allow high resolution FFT measurements to be made without using data windowing functions. A low-jitter signal generator, such as the HP8644A for the test signal, phase-locked with a low-jitter HP8022A pulse generator for the A/D converter clock, gives excellent results. Low-pass filtering (or bandpass filtering) of test signals is absolutely necessary to test the low distortion of the ADS801. Using a signal amplitude slightly lower than full-scale will allow a small amount of "headroom" so that noise or DC-offset voltage will not overrange the $\mathrm{A} / \mathrm{D}$ converter and cause clipping on signal peaks.

## DYNAMIC PERFORMANCE DEFINITIONS

1. Signal-to-Noise-and-Distortion Ratio (SINAD):
$10 \log \frac{\text { Sinewave Signal Power }}{\text { Noise }+ \text { Harmonic Power (first } 15 \text { harmonics) }}$
2. Signal-to-Noise Ratio (SNR):

$$
10 \log \frac{\text { Sinewave Signal Power }}{\text { Noise Power }}
$$

3. Intermodulation Distortion (IMD):

$$
10 \log \frac{\text { Highest IMD Pr oduct Power (to } 5^{\text {th }} \text { order) }}{\text { Sinewave Signal Power }}
$$

IMD is referenced to the larger of the test signals $f_{1}$ or $f_{2}$. Five "bins" either side of peak are used for calculation of fundamental and harmonic power. The " 0 " frequency bin (DC) is not included in these calculations, as it is of little importance in dynamic signal processing applications.


FIGURE 9. ADS802 Interface Schematic with AC-Coupling and External Buffers.

## PACKAGING INFORMATION

| ORDERABLE DEVICE | STATUS(1) | PACKAGE TYPE | PACKAGE DRAWING | PINS | PACKAGE QTY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADS802E | OBSOLETE | SSOP | DB | 28 |  |
| ADS802E/1K | OBSOLETE | SSOP | DB | 28 |  |
| ADS802U | ACTIVE | SOIC | DW | 28 | 28 |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Tl components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com | Audio |
| :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive |
| DSP | dsp.ti.com | Broadband |
| Interface | interface.ti.com | Digital Control |
| Logic | logic.ti.com | Military |
| Power Mgmt | power.ti.com | Optical Networking |
| Microcontrollers | microcontroller.ti.com | Security |
|  |  | Telephony |
|  |  | Video \& Imaging |
|  |  | Wireless |

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

