

## CD74FCT374 BiCMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS739 - JULY 2000



- 3-State Outputs Drive Bus Lines Directly
- Buffered Inputs
- Noninverted Outputs
- Input/Output Isolation From V<sub>CC</sub>
- Controlled Output Edge Rates
- 48-mA Output Sink Current
- Output Voltage Swing Limited to 3.7 V
- SCR Latch-Up-Resistant BiCMOS Process and Circuit Design
- Package Options Include Plastic Small-Outline (M) and Shrink Small-Outline (SM) Packages and Standard Plastic (E) DIP



#### description

The CD74FCT374 is an octal, edge-triggered, D-type flip-flop that uses a small-geometry BiCMOS technology and features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The output stage is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below  $V_{CC}$ . This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes  $V_{CC}$  bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 mA.

The eight flip-flops enter data into their registers on the low-to-high transition of the clock (CLK). The output-enable ( $\overline{OE}$ ) input controls the 3-state outputs and is independent of the register operation. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

A buffered  $\overline{OE}$  input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The CD74FCT374 is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## FUNCTION TABLE (each flip-flop)


	INPUTS		ОИТРИТ
ŌĒ	CLK	D	Q
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	H or L	Χ	Q <sub>0</sub>
Н	X	Χ	Z

## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



# CD74FCT374 BiCMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS739 - JULY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

DC supply voltage range, V <sub>CC</sub>	
DC input clamp current, $I_{IK}$ ( $V_I < -0.5 \text{ V}$ )	
DC output clamp current, $I_{OK}$ ( $V_O < -0.5 \text{ V}$ )	
DC output sink current per output pin, I <sub>OL</sub>	70 mA
DC output source current per output pin, IOH	–30 mA
Continuous current through V <sub>CC</sub> , I <sub>CC</sub>	140 mA
Continuous current through GND	400 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): E package	69°C/W
M package	58°C/W
SM package	70°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
Vo	Output voltage	0	VCC	V
ІОН	High-level output current		-15	mA
loL	Low-level output current		48	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	0	70	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	T <sub>A</sub> = 25°C		MIN	MAX	UNIT
PARAMETER	TEST CONDITION.	5	Vcc	MIN	MAX	IVIIIV	WAX	UNII
VIK	I <sub>I</sub> = -18 mA		4.75 V		-1.2		-1.2	V
VOH	I <sub>OH</sub> = -15 mA		4.75 V	2.4		2.4		V
V <sub>OL</sub>	I <sub>OL</sub> = 48 mA		4.75 V		0.55		0.55	V
lį	V <sub>I</sub> = V <sub>CC</sub> or GND		5.25 V		±0.1		±1	μΑ
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND		5.25 V		±0.5		±10	μΑ
los <sup>‡</sup>	$V_I = V_{CC}$ or GND, $V_{CC}$	) = 0	5.25 V	-60		-60		mA
Icc	$V_I = V_{CC}$ or GND, $I_O$	= 0	5.25 V		8		80	μΑ
ΔI <sub>CC</sub> §	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		5.25 V		1.6		1.6	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND				10		10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND				15		15	pF

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 100 ms.

<sup>§</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

# CD74FCT374 BiCMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS739 - JULY 2000

## timing requirements over recommended operating conditions, (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
fclock	Clock frequency			70	MHz
t <sub>W</sub>	Pulse duration	CLK high or low	7		ns
t <sub>su</sub>	Setup time	Data before CLK↑	2		ns
th	Hold time	Data after CLK↑	2		ns

## switching characteristics over recommended operating conditions, $V_{CC}$ = 5 V $\pm$ 0.25 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	T <sub>A</sub> = 25°C	MIN	MAV	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	IVIIN	MAX	UNII
fmax				70		MHz
<sup>t</sup> pd	CLK	Q	6.6	2	10	ns
<sup>t</sup> en	ŌĒ	Q	9	1.5	12.5	ns
<sup>t</sup> dis	ŌĒ	Q	6	1.5	8	ns

## noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C


	PARAMETER		TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic VOL		1		V
VOH(V)	Quiet output, minimum dynamic VOH		0.5		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°

	PARAMETER		ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	33	pF



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> and t<sub>f</sub> = 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated