
- Operating Range 2-V to 5.5-V V_{CC}
- 8-Bit Serial-In, Parallel-Out Shift
- Shift Register Has Direct Clear
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information


The 'AHC595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (\overline{SRCLR}) input, serial (SER) input, and a serial output for cascading. When the output-enable (\overline{OE}) input is high, all outputs, except $Q_{H'}$, are in the high-impedance state.

Both the shift-register clock (SRCLK) and storage-register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

SN54AHC595 . . . J OR W PACKAGE SN74AHC595 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AHC595 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC595N	SN74AHC595N
	SOIC - D	Tube	SN74AHC595D	ALICEOE
	30IC - D	Tape and reel	SN74AHC595DR	AHC595
-40°C to 85°C	SOP – NS	Tape and reel	SN74AHC595NSR	AHC595
	SSOP – DB	- DB Tape and reel SN74AHC595DBR		HA595
	TOCOD DW	Tube	SN74AHC595PW	114505
	TSSOP – PW	Tape and reel	SN74AHC595PWR	HA595
	CDIP – J	Tube	SNJ54AHC959J	SNJ54AHC595J
−55°C to 125°C	CFP – W	Tube	SNJ54AHC595W	SNJ54AHC595W
	LCCC – FK	Tube	SNJ54AHC595FK	SNJ54AHC595FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54AHC595, SN74AHC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS SCLS373I - MAY 1997 - REVISED JUNE 2004

FUNCTION TABLE

		INPUTS			FUNCTION						
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION						
Х	Х	Х	Х	Н	Outputs Q _A –Q _H are disabled.						
Х	Χ	X	Χ	L	Outputs Q _A –Q _H are enabled.						
Х	Χ	L	Χ	Χ	Shift register is cleared.						
L	1	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.						
Н	1	Н	Х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.						
Х	Х	Х	1	Χ	Shift-register data is stored into the storage register.						




logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.



SN54AHC595, **SN74AHC595 8-BIT SHIFT REGISTERS** WITH 3-STATE OUTPUT REGISTERS SCLS373I - MAY 1997 - REVISED JUNE 2004







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _C		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 2)		
, ,	DB package	
	N package	
	NS package	64°C/W
	PW package	
Storage temperature range, T _{sta}	. •	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54A	SN54AHC595		SN74AHC595		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
٧ _{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage		0	5.5	0	5.5	V	
٧o	Output voltage		0	Vcc	0	Vcc	V	
		V _{CC} = 2 V	200	-50		-50	μΑ	
lOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	PAG	-4		-4		
		$V_{CC} = 5 V \pm 0.5 V$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA				
		V _{CC} = 2 V		50		50	μΑ	
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4 4		4		
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	2.4	
Δt/Δν	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			20		20	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54AHC595, SN74AHC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SCLS373I - MAY 1997 - REVISED JUNE 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEGT COMPLETIONS		vcc	T,	ղ = 25°C	;	SN54A	HC595	SN74AHC595		
PARAMETER	TEST CONDI	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9			
	ΙΟΗ = −50 μΑ		3 V	2.9	3		2.9		2.9		
Voн		4.5 V	4.4	4.5		4.4		4.4		V	
	$I_{OH} = -4 \text{ mA}$		3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$		4.5 V	3.94			3.8	3	3.8		
	I _{OL} = 50 μA		2 V			0.1		0.1		0.1	
			3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1	<i>A</i>	0.1		0.1	V	
	I _{OL} = 4 mA	3 V			0.36	30	0.5		0.44		
	I _{OL} = 8 mA	4.5 V			0.36	180	0.5		0.44		
lį	$V_I = 5.5 \text{ V or GND}$		0 V to 5.5 V			±0.1		±1*		±1	μΑ
loz	$V_I = V_{CC}$ or GND, $V_O = V_{CC}$ or GND, $\overline{OE} = V_{IH}$ or V_{IL}	Q _A -Q _H	5.5 V			±0.25		±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V			4		40		40	μΑ
C _i	$V_I = V_{CC}$ or GND		5 V		3	10				10	pF
Co	$V_O = V_{CC}$ or GND		5 V		5.5						pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 1	T _A = 25°C		HC595	SN74AHC595		LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low	5		5		5		
t _W Pulse duration RCLK high or low SRCLR low	RCLK high or low	5		5	FW	5		ns	
	SRCLR low	5		5	N.	5			
		SER before SRCLK↑	3.5		3.5	Q	3.5		
١.	Outros Care	SRCLK↑ before RCLK↑†	8		8.5		8.5		
t _{su}	Setup time	SRCLR low before RCLK↑	8		9		9		ns
		SRCLR high (inactive) before SRCLK↑	3		3		3		
th	Hold time	SER after SRCLK↑	1.5		1.5		1.5		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			$T_A = 1$	T _A = 25°C		HC595	SN74AHC595		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low	5		5		5		
t _w	Pulse duration	RCLK high or low	5		5	FIN	5		ns
	·-	SRCLR low	5		5	F	5		
		SER before SRCLK↑	3		3 (Q	3		
١.	Catum times	SRCLK↑ before RCLK↑†	5		5	·	5		
tsu	Setup time	SRCLR low before RCLK↑			75		5		ns
	SRCLR high (inactive) before SRCLK↑	2.5		2.5		2.5			
th	Hold time	SER after SRCLK↑	2		2		2		ns

This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	_Δ = 25°C	;	SN54A	HC595	SN74AHC595		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C _L = 15 pF	80*	120*		70*		70		N41.1-
f _{max}			C _L = 50 pF	55	105		50		50		MHz
t _{PLH}	BOLK	0 0	0. 455		6*	11.9*	1*	13.5*	1	13.5	
t _{PHL}	RCLK	$Q_A - Q_H$ $C_L = 15 pF$		6*	11.9*	1*	13.5*	1	13.5	ns	
^t PLH	SRCLK	0	C: 15 pF		6.6*	13*	1*	15*	1	15	20
^t PHL	SRCLK	$Q_{H'}$	C _L = 15 pF		6.6*	13*	1*	15*	1	15	ns
^t PHL	SRCLR	Q _H ′	C _L = 15 pF		6.2*	12.8*	1*	13.7*	1	13.7	ns
^t PZH		Q _A -Q _H C	0 45 5		6*	11.5*	1*	13.5*	1	13.5	
t _{PZL}	ŌĒ		QA-QH $QL = 15 pF$	C _L = 15 pF		7.8*	11.5*	1*5	13.5*	1	13.5
^t PLH	BOLK	0 - 0 -	0. 50.55		7.9	15.4	(P)	17	1	17	
^t PHL	RCLK	Q _A –Q _H	C _L = 50 pF		7.9	15.4	Q 1	17	1	17	ns
^t PLH	SRCLK	0	C _I = 50 pF		9.2	16.5	2 1	18.5	1	18.5	20
^t PHL	SRCLK	$Q_{H'}$	CL = 50 pr		9.2	16.5	1	18.5	1	18.5	ns
^t PHL	SRCLR	$Q_{H'}$	C _L = 50 pF		9	16.3	1	17.2	1	17.2	ns
^t PZH			0 50 5		7.8	15	1	17	1	17	
^t PZL	ŌĒ	Q _A –Q _H	C _L = 50 pF		9.6	15	1	17	1	17	ns
^t PHZ	ŌĒ	0. 0	C _L = 50 pF		8.1	15.7	1	16.2	1	16.2	ns
tPLZ	OE	Q _A –Q _H	OL = 50 pr		9.3	15.7	1	16.2	1	16.2	115

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

SN54AHC595, **SN74AHC595 8-BIT SHIFT REGISTERS** WITH 3-STATE OUTPUT REGISTERS SCLS373I - MAY 1997 - REVISED JUNE 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


242445	FROM	то	LOAD	LOAD T _A = 25°C		SN54Al	SN54AHC595		HC595	LINUT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
			C _L = 15 pF	135*	170*		115*		115		N 41 1-		
f _{max}			C _L = 50 pF	95	140		85		85		MHz		
^t PLH	DOLK	0 0	0 455		4.3*	7.4*	1*	8.5*	1	8.5			
t _{PHL}	RCLK	QA-QH	QA-QH CL = 10	Q _A –Q _H	C _L = 15 pF		4.3*	7.4*	1*	8.5*	1	8.5	ns
^t PLH	000114	0	0 455		4.5*	8.2*	1*	9.4*	1	9.4			
tPHL	SRCLK	$Q_{H'}$	C _L = 15 pF		4.5*	8.2*	1*	9.4*	1	9.4	ns		
tPHL	SRCLR	Q _H ′	C _L = 15 pF		4.5*	8*	1*	9.1*	1	9.1	ns		
^t PZH			0 45 5		4.3*	8.6*	1*	10*	1	10			
t _{PZL}	ŌĒ	Q _A –Q _H	$C_L = 15 pF$		5.4*	8.6*	1*,<	10*	1	10	10 ns		
t _{PLH}	BOLK	0 0	0 50 55		5.6	9.4	1	10.5	1	10.5			
t _{PHL}	RCLK	Q_A – Q_H	QA-QH	QA-QH	$C_L = 50 pF$		5.6	9.4	Q1	10.5	1	10.5	ns
t _{PLH}	000114		0. 50.55		6.4	10.2	2 1	11.4	1	11.4			
t _{PHL}	SRCLK	QH′	C _L = 50 pF		6.4	10.2	1	11.4	1	11.4	ns		
t _{PHL}	SRCLR	Q _H ′	C _L = 50 pF		6.4	10	1	11.1	1	11.1	ns		
^t PZH			0 50 5		5.7	10.6	1	12	1	12			
t _{PZL}	ŌĒ	Q_A-Q_H	E Q _A –Q _H	C _L = 50 pF		6.8	10.6	1	12	1	12	ns	
t _{PHZ}	ŌE QA-QH		C: - 50 pF		3.5	10.3	1	11	1	11	no		
tPLZ	UE	Q_A – Q_H	$C_L = 50 pF$		3.4	10.3	1	11	1	11	ns		

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	25.2	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated