
SCDS034L-JULY 1997-REVISED MARCH 2005

FEATURES


- Standard '245-Type Pinout
- 5-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- I_{off} Supports Partial-Power-Down Mode Operation

DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)



NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The SN74CBTLV3245A provides eight bits of high-speed bus switching in a standard '245 device pinout. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one 8-bit switch. When output enable (\overline{OE}) is low, the 8-bit bus switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

| T _A | PACKAG | E ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|--------------------------|------------------|-----------------------|------------------|
| | QFN – RGY | Tape and reel | SN74CBTLV3245ARGYR | CL245A |
| | SOIC - DW | Tube | SN74CBTLV3245ADW | CBTLV3245A |
| –40°C to 85°C | SOIC - DVV | Tape and reel | SN74CBTLV3245ADWR | CB1LV3245A |
| -40 C to 65 C | SSOP (QSOP) – DBQ | Tape and reel | SN74CBTLV3245ADBQR | CBTLV3245A |
| | TSSOP – PW Tape and reel | | SN74CBTLV3245APWR | CL245A |
| | TVSOP - DGV | Tape and reel | SN74CBTLV3245ADGVR | CL245A |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

| INPUT OE | FUNCTION |
|-------------|-----------------|
| L | A port = B port |
| Н | Disconnect |

LOGIC DIAGRAM (POSITIVE LOGIC)



SIMPLIFIED SCHEMATIC, EACH FET SWITCH



Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|------------------------------------|----------------------------|------|-----|------|
| V _{CC} | Supply voltage range | | -0.5 | 4.6 | V |
| V _I | Input voltage range ⁽²⁾ | | -0.5 | 4.6 | V |
| | Continuous channel current | | | 128 | mA |
| I _{IK} | Input clamp current | V _{I/O} < 0 | | -50 | mA |
| | | DBQ package ⁽³⁾ | | 68 | |
| | | DGV package ⁽³⁾ | | 92 | |
| θ_{JA} Pa | Package thermal impedance | DW package ⁽³⁾ | | 58 | °C/W |
| | | PW package ⁽³⁾ | | 83 | |
| | RGY package ⁽⁴⁾ | | | 37 | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.
- (4) The package thermal impedance is calculated in accordance with JESD 51-5.





SCDS034L-JULY 1997-REVISED MARCH 2005

Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT |
|-----------------|---|--|-----|-----|------|
| V_{CC} | Supply voltage | | 2.3 | 3.6 | V |
| V _{IH} | High level control input veltoge | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | | \/ |
| | High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 2 | | V |
| ., | Low lovel control input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | ., |
| V _{IL} | Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | | 0.8 | V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-----------------------|----------------|--|-----------------------------|---------------------------------|-----|--------------------|------|------|
| V | Control inputs | V _{CC} = 3 V, | 1 10 mA | | | | -1.2 | V |
| V_{IK} | Data inputs | $v_{CC} = 3 v$, | $I_1 = -18 \text{ mA}$ | | | | -0.8 | V |
| I _I | | $V_{CC} = 3.6 \text{ V},$ | $V_I = V_{CC}$ or GND | | | | ±60 | μΑ |
| I _{off} | | $V_{CC} = 0$, | V_I or $V_O = 0$ to 3.6 V | | | | 40 | μΑ |
| I_{CC} | | $V_{CC} = 3.6 \text{ V},$ | $I_{O} = 0$, | $V_I = V_{CC}$ or GND | | | 20 | μΑ |
| $\Delta I_{CC}^{(2)}$ | Control inputs | $V_{CC} = 3.6 \text{ V},$ | One input at 3 V, | Other inputs at V_{CC} or GND | | | 300 | μΑ |
| Ci | Control inputs | $V_I = 3 V \text{ or } 0$ | | | | 4 | | pF |
| C _{io(OFF)} | | $V_0 = 3 \text{ V or } 0,$ | $\overline{OE} = V_{CC}$ | | | 9 | | pF |
| | | | V _I = 0 | I _O = 64 mA | | 5 | 8 | |
| | | $V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$ | | I _O = 24 mA | | 5 | 8 | |
| r _{on} (3) | | | $V_{I} = 1.7 V,$ | I _O = 15 mA | | 27 | 40 | Ω |
| Ion (°) | | | V ₁ = 0 | I _O = 64 mA | | 5 | 7 | 52 |
| | | $V_{CC} = 3 V$ | V ₁ = 0 | I _O = 24 mA | | 5 | 7 | |
| | | | $V_1 = 2.4 V,$ | I _O = 15 mA | | 10 | 15 | |

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V_{CC} = 2.5 V \pm 0.2 V | | V_{CC} = 3.3 V \pm 0.3 V | | UNIT |
|--------------------------------|-----------------|----------------|------------------------------|------|------------------------------|------|------|
| | (INFOT) | (001701) | MIN | MAX | MIN | MAX | |
| t _{pd} ⁽¹⁾ | A or B | B or A | | 0.15 | | 0.25 | ns |
| t _{en} | ŌĒ | A or B | 1 | 6 | 1 | 4.7 | ns |
| t _{dis} | ŌĒ | A or B | 1 | 6.1 | 1 | 6.4 | ns |


⁽¹⁾ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

All typical values are at $V_{CC}=3.3~V$ (unless otherwise noted), $T_A=25^{\circ}C$. This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.





PARAMETER MEASUREMENT INFORMATION




| TEST | S1 |
|------------------------------------|----------------------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | $2 \! \times \! \mathbf{V_{CC}}$ |
| t _{PHZ} /t _{PZH} | GND |


| V _{CC} | CL | R _L | $oldsymbol{V}_\Delta$ |
|-----------------|-------|----------------|-----------------------|
| 2.5 V ±0.2 V | 30 pF | 500 Ω | 0.15 V |
| 3.3 V ±0.3 V | 50 pF | 500 Ω | 0.3 V |











VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





.com 25-Feb-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|--|
| SN74CBTLV3245ADBQR | ACTIVE | SSOP/ QSOP | DBQ | 20 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN74CBTLV3245ADGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74CBTLV3245ADW | ACTIVE | SOIC | DW | 20 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR/ Level-1-235C-UNLIM |
| SN74CBTLV3245ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-250C-1 YEAR/ Level-1-235C-UNLIM |
| SN74CBTLV3245APW | ACTIVE | TSSOP | PW | 20 | 70 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74CBTLV3245APWR | ACTIVE | TSSOP | PW | 20 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74CBTLV3245ARGYR | ACTIVE | QFN | RGY | 20 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1YEAR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DBQ (R-PDSO-G20)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AD.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated