- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- TI-OPC ${ }^{\text {TM }}$ Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC ${ }^{\text {TM }}$ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- Split LVTTL Port Provides a Feedback Path for Control and Diagnostics Monitoring
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTLP Open-Drain Outputs ( 100 mA )
- LVTTL Outputs ( $-24 \mathrm{~mA} / 24 \mathrm{~mA}$ )
- Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I $I_{\text {off }}$, Power-Up 3-State, and BIAS V CC Support Live Insertion
- Distributed $V_{C C}$ and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 1000-V Charged-Device Model (C101)


## description

The SN74GTLP2033 is a high-drive, 8-bit, three-wire registered transceiver that provides inverted LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and flip-flop modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and diagnostics monitoring, the same functionality as the SN74FB2033. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing ( $<1 \mathrm{~V}$ ), reduced input threshold levels, improved differential input, OEC ${ }^{\text {M }}$ circuitry, and TI-OPC ${ }^{\text {TM }}$ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to $11 \Omega$.

## 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH

SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

## description (continued)

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP2033 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either $\mathrm{GTL}\left(\mathrm{V}_{\mathrm{TT}}=1.2 \mathrm{~V}\right.$ and $\left.\mathrm{V}_{\mathrm{REF}}=0.8 \mathrm{~V}\right)$ or $\mathrm{GTLP}\left(\mathrm{V}_{\mathrm{TT}}=1.5 \mathrm{~V}\right.$ and $V_{\text {REF }}=1 \mathrm{~V}$ ) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, Texas Instruments GTLP Frequently Asked Questions, literature number SCEA019, and GTLP in BTL Applications, literature number SCEA017.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and can be directly driven by TTL or $5-\mathrm{V}$ CMOS devices. $\mathrm{V}_{\text {REF }}$ is the B -port differential input reference voltage.

This device is fully specified for live-insertion applications using $\mathrm{I}_{\text {off }}$, power-up 3 -state, and BIAS $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS $V_{C C}$ circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.
This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.
High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.
When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 1.5 V , the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above $1.5 \mathrm{~V}, \overline{\mathrm{OEAB}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor and OEAB and OEBA should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.


## terminal assignments

ORDERING INFORMATION

| $T_{A}$ | PACKAGE $\dagger$ |  | ORDERABLE <br> PART NUMBER | TOP-SIDE <br> MARKING |
| :---: | :--- | :--- | :--- | :--- |
|  | TSSOP - DGG | Tape and reel | SN74GTLP2033DGGR | GTLP2033 |
|  | TVSOP - DGV | Tape and reel | SN74GTLP2033DGVR | GT2033 |
|  | VFBGA - GQL | Tape and reel | SN74GTLP2033GQLR | GR033 |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## functional description

The SN74GTLP2033 is a high-drive ( 100 mA ), 8-bit, three-wire registered transceiver containing D-type latches and D-type flip-flops for data-path operation in the transparent, latched, or flip-flop modes. Data transmission is complementary, with inverted AI data going to the B port and inverted B data going to AO. The split LVTTL Al and AO provides a feedback path for control and diagnostics monitoring.

The logic element for data flow in each direction is configured by two mode (IMODE1 and IMODE0 for B to A, OMODE1 and OMODE0 for A to B) inputs as a buffer, D-type flip-flop, or D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock (CLKAB/LEAB or CLKBA/LEBA) input. In the latch mode, the clock inputs serve as active-high transparent latch enables.
Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A -to- B logic element (prior to inversion) is the B -to-A input.

The AO enable/disable control is provided by OEBA. When OEBA is low or when $\mathrm{V}_{\mathrm{CC}}$ is less than $1.5 \mathrm{~V}, \mathrm{AO}$ is in the high-impedance state. When OEBA is high, AO is active (high or low logic levels).
The $B$ port is controlled by OEAB and $\overline{O E A B}$. If OEAB is low, $\overline{O E A B}$ is high, or $\mathrm{V}_{\mathrm{CC}}$ is less than 1.5 V , the B port is inactive. If $O E A B$ is high and $\overline{O E A B}$ is low, the $B$ port is active.
The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance ( AO ) or inactive ( B port) states.

| Function Tables FUNCTION/MODE |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |  |  |  | OUTPUT | MODE |
| OEBA | OEAB | $\overline{\text { OEAB }}$ | OMODE1 | OMODE0 | IMODE1 | IMODE0 | LOOPBACK |  |  |
| L | L | X | X | X | X | X | X | Z | Isolation |
| L | X | H | X | X | $x$ | X | X |  |  |
| X | H | L | L | L | X | X | X | Inverted AI to B | Buffer <br> Flip-flop <br> Latch |
| X | H | L | L | H | X | X | X |  |  |
| X | H | L | H | X | X | X | X |  |  |
| H | L | X | X | X | L | L | L | Inverted B to AO | Buffer |
| H | X | H | X | X | L | L | L |  |  |
| H | L | X | X | X | L | H | L | Inverted B to AO | Flip-flop |
| H | X | H | x | x | L | H | L |  |  |
| H | L | X | X | X | H | X | L | Inverted B to AO | Latch |
| H | X | H | x | x | H | X | L |  |  |
| H | L | X | X | X | L | L | H | Al to AO | Buffer |
| H | X | H | X | X | L | L | H |  |  |
| H | L | X | X | X | L | H | H | Al to AO | Flip-flop |
| H | X | H | X | X | L | H | H |  |  |
| H | L | X | X | X | H | X | H | Al to AO | Latch |
| H | X | H | X | X | H | X | H |  |  |
| H | H | L | X | X | X | X | L | Inverted AI to B, Inverted B to AO | Transparent with feedback path |

ENABLE/DISABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| OEBA | OEAB | $\overline{\text { OEAB }}$ | AO | B |
| L | X | X | Z |  |
| H | X | X | Active |  |
| X | L | L |  | $Z$ |
| X | L | H |  | Z |
| X | H | L |  | Active |
| X | H | H |  | $Z$ |


| BUFFER |  |
| :---: | :---: |
| INPUT | OUTPUT |
| L | H |
| H | L |


| LATCH |  |
| :---: | :---: |
| INPUTS  OUTPUT <br> CLK/LE DATA  <br> $H$ L H <br> $H$ $H$ L <br> L X $\mathrm{Q}_{0}$ |  |

## Function Tables (Continued)

| LOOPBACK |  |
| :---: | :---: |
| LOOPBACK Q $\dagger$ <br> L B port <br> $H$ Point P $\ddagger$ |  |

$\dagger Q$ is the input to the B-to-A logic element.
$\ddagger P$ is the output of the A-to-B logic element (see functional block diagram).

| SELECT |  |  |
| :---: | :---: | :---: |
| INPUTS |  | SELECTED LOGIC |
| MODE1 | MODE0 | ELEMENT |
| L | L | Buffer |
| L | H | Flip-flop |
| H | X | Latch |

FLIP-FLOP

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| CLK/LE | DATA |  |
| L | X | $\mathrm{Q}_{0}$ |
| $\uparrow$ | L | H |
| $\uparrow$ | H | L |

B-PORT EDGE-RATE CONTROL (ERC)

| INPUT <br> ERC | OUTPUT <br> B-PORT <br> EDGE RATE |
| :---: | :---: |
| LOGIC LEVEL | Slow |
| H | Fast |

## SN74GTLP2033

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

## functional block diagram



Pin numbers shown are for the DGG and DGV packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ and BIAS $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1): Al port, ERC, and control inputs ..... -0.5 V to 7 V
$B$ port and $V_{\text {REF }}$ ..... -0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1): AO port ..... -0.5 V to 7 V
B port -0.5 V to 4.6 V
Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}: \mathrm{AO}$ port ..... 48 mA
B port ..... 200 mA
Current into any A-port output in the high state, $\mathrm{I}_{\mathrm{O}}$ (see Note 2) ..... 48 mA
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... -50 mA
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DGG package ..... $70^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ..... $58^{\circ} \mathrm{C} / \mathrm{W}$
GQL package ..... $42^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

## SN74GTLP2033

## 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH <br> SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

recommended operating conditions (see Notes 4 through 7)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$, <br> BIAS $V_{C C}$ | Supply voltage |  | 3.15 | 3.3 | 3.45 | V |
|  |  | GTL | 1.14 | 1.2 | 1.26 |  |
| $\mathrm{V}_{\mathrm{T}}$ T | Termination voltage | GTLP | 1.35 | 1.5 | 1.65 | V |
|  |  | GTL | 0.74 | 0.8 | 0.87 |  |
| VREF | Reference voltage | GTLP | 0.87 | 1 | 1.1 | V |
|  |  | B port |  |  | $\mathrm{V}_{\mathrm{TT}}$ |  |
| V | Input voitage | Except B port and VREF |  | $\mathrm{V}_{\mathrm{CC}}$ | 5.5 | V |
|  |  | B port | $\mathrm{V}_{\text {REF }}+0.05$ |  |  |  |
| $V_{\text {IH }}$ | High-level input voltage | Except B port | 2 |  |  | V |
|  |  | B port |  |  | $\mathrm{V}_{\text {REF }}-0.05$ |  |
|  | Low-level input voltage | Except B port |  |  | 0.8 | V |
| IIK | Input clamp current |  |  |  | -18 | mA |
| ${ }^{\mathrm{O}} \mathrm{H}$ | High-level output current | AO |  |  | -24 | mA |
|  |  | AO |  |  | 24 |  |
| IOL | Low-level output current | B port |  |  | 100 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | Outputs enabled |  |  | 10 | ns/V |
| $\Delta \mathrm{t} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Power-up ramp rate |  | 20 |  |  | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 4. All unused control and B-port inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ first, $\mathrm{I} / \mathrm{O}$ second, and $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ last, because the BIAS $\mathrm{V}_{\mathrm{CC}}$ precharge circuitry is disabled when any $\mathrm{V}_{\mathrm{CC}}$ pin is connected. The control and $\mathrm{V}_{\text {REF }}$ inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.
6. $\mathrm{V}_{\mathrm{TT}}$ and $\mathrm{R}_{\mathrm{TT}}$ can be adjusted to accommodate backplane impedances if the dc recommended $\mathrm{IOL}_{\mathrm{O}}$ ratings are not exceeded.
7. $\mathrm{V}_{\text {REF }}$ can be adjusted to optimize noise margins, but normally is two-thirds $\mathrm{V}_{\mathrm{TT}}$. TI-OPC circuitry is enabled in the A-to-B direction and is activated when $\mathrm{V}_{\mathrm{TT}}>0.7 \mathrm{~V}$ above $\mathrm{V}_{\text {REF }}$. If operated in the A -to- B direction, $\mathrm{V}_{\text {REF }}$ should be set to within 0.6 V of $\mathrm{V}_{\mathrm{TT}}$ to minimize current drain.
electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameter loz includes the input leakage current.
$\S$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
hot-insertion specifications for A port over recommended operating free-air temperature range

| PARAMETER | TEST CONDITIONS |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\text {Off }}$ | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 |  | 10 | $\mu \mathrm{A}$ |
| IOZPU | $\mathrm{V}_{\mathrm{CC}}=0$ to 1.5 V , | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to 3 V , | OEBA $=\mathrm{V}_{\text {CC }}$ | $\pm 30$ | $\mu \mathrm{A}$ |
| IOZPD | $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}$ to 0 , | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to 3 V , | $\mathrm{OEBA}=\mathrm{V}_{\mathrm{CC}}$ | $\pm 30$ | $\mu \mathrm{A}$ |

live-insertion specifications for B port over recommended operating free-air temperature range

| PARAMETER | TEST CONDITIONS |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {off }}$ | $\mathrm{V}_{\mathrm{CC}}=0$, | BIAS $\mathrm{V}_{\mathrm{CC}}=0$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 1.5 V |  | 10 | $\mu \mathrm{A}$ |
| IozPU | $\mathrm{V}_{C C}=0$ to 1.5 V , BIAS $\mathrm{V}_{C C}=0, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to 1.5 $\mathrm{V}, \overline{\mathrm{OEAB}}=0$ and $\mathrm{OEAB}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  | $\pm 30$ | $\mu \mathrm{A}$ |
| IOZPD | $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}$ to 0, BIAS $\mathrm{V}_{C C}=0, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to 1.5 $\mathrm{V}, \overline{\mathrm{OEAB}}=0$ and $\mathrm{OEAB}=\mathrm{V}_{\mathrm{CC}}$ |  |  |  | $\pm 30$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { ICC } \\ & \left(\text { BIAS } V_{C C}\right) \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=0$ to 3.15 V | BIAS $\mathrm{V}_{\mathrm{CC}}=3.15 \mathrm{~V}$ to $3.45 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}(\mathrm{B}$ port) $=0$ to 1.5 V |  |  | 5 | mA |
|  | $\mathrm{V}_{\mathrm{CC}}=3.15 \mathrm{~V}$ to 3.45 V |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{CC}}=0$, | BIAS $\mathrm{V}_{\mathrm{CC}}=3$ | $\mathrm{I}=0$ | 0.95 | 1.05 | V |
| IO | $\mathrm{V}_{\mathrm{CC}}=0$, | BIAS $\mathrm{V}_{\mathrm{CC}}=3$ | $\mathrm{V}_{\mathrm{O}}(\mathrm{B}$ port) $=0.6 \mathrm{~V}$ | -1 |  | $\mu \mathrm{A}$ |

## SN74GTLP2033

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001
timing requirements over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{V}_{\mathrm{TT}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}}=1 \mathrm{~V}$ for GTLP (unless otherwise noted)

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Clock frequency |  |  | 175 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ Pulse duration | CLKAB/LEAB or CLKBA/LEBA | 2.8 |  | ns |
| $t_{\text {su }}$ Setup time | Al before CLKAB $\uparrow$ | 1.1 |  | ns |
|  | Al before CLKBA $\uparrow$ | 1.4 |  |  |
|  | B before CLKBA $\uparrow$ | 1 |  |  |
|  | Al before LEAB $\downarrow$ | 1.6 |  |  |
|  | AI before LEBA $\downarrow$ | 2.1 |  |  |
|  | B before LEBA $\downarrow$ | 2.2 |  |  |
| th Hold time | Al after CLKAB $\uparrow$ | 0.3 |  | ns |
|  | Al after CLKBA $\uparrow$ | 0.2 |  |  |
|  | B after CLKBA $\uparrow$ | 0.6 |  |  |
|  | Al after LEAB $\downarrow$ | 0.3 |  |  |
|  | Al after LEBA $\downarrow$ | 0 |  |  |
|  | B after LEBA $\downarrow$ | 0 |  |  |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{V}_{\mathrm{TT}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}}=1 \mathrm{~V}$ for GTLP (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | EDGE RATE $\dagger$ | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ |  |  |  | 175 |  | MHz |
| tPLH | AI (buffer) | B | Slow | 3 | 7.4 | ns |
| tPHL |  |  |  | 3 | 7.1 |  |
| tPLH | $\begin{gathered} \mathrm{Al} \\ \text { (buffer) } \end{gathered}$ | B | Fast | 2 | 5.9 | ns |
| tPHL |  |  |  | 2 | 5.8 |  |
| tPLH | $\begin{gathered} \mathrm{B} \\ \text { (buffer) } \end{gathered}$ | AO | - | 1 | 5.7 | ns |
| tPHL |  |  |  | 1 | 5 |  |
| tPLH | LEAB (latch mode) | B | Slow | 4.2 | 8.6 | ns |
| tPHL |  |  |  | 3.2 | 7.7 |  |
| tPLH | LEAB (latch mode) | B | Fast | 3.2 | 7.6 | ns |
| tPHL |  |  |  | 2.8 | 6.7 |  |
| tPLH | LEAB <br> (latch mode) | AO | - | 2 | 7 | ns |
| tPHL |  |  |  | 1.8 | 6.3 |  |
| tPLH | LEBA <br> (latch mode) | AO | - | 1 | 5.7 | ns |
| tPHL |  |  |  | 1 | 4.7 |  |
| tPLH | OEAB | B | Slow | 3.8 | 7.5 | ns |
| tPHL |  |  |  | 3.1 | 7 |  |
| tPLH | OEAB | B | Fast | 2.5 | 6 | ns |
| tPHL |  |  |  | 2.5 | 6 |  |
| tPLH | $\overline{\text { OEAB }}$ | B | Slow | 3.5 | 7.5 | ns |
| tPHL |  |  |  | 3 | 7.2 |  |
| tPLH | $\overline{\text { OEAB }}$ | B | Fast | 2.5 | 6 | ns |
| tPHL |  |  |  | 2.5 | 6 |  |
| tPZH | OEBA | AO | - | 1 | 4.7 | ns |
| tPZL |  |  |  | 1 | 3.4 |  |
| tPHZ | OEBA | AO | - | 1 | 5.2 | ns |
| tPLZ |  |  |  | 1 | 4.9 |  |
| tPLH | CLKAB <br> (flip-flop mode) | B | Slow | 4.4 | 8.8 | ns |
| tPHL |  |  |  | 3.6 | 8.1 |  |
| tPLH | CLKAB <br> (flip-flop mode) | B | Fast | 3.2 | 7.2 | ns |
| tPHL |  |  |  | 3.1 | 6.9 |  |
| tPLH | CLKAB <br> (flip-flop mode) | AO | - | 2 | 6.9 | ns |
| tPHL |  |  |  | 1.8 | 6.4 |  |
| tPLH | CLKBA <br> (flip-flop mode) | AO | - | 1 | 5.6 | ns |
| tPHL |  |  |  | 1 | 4.9 |  |
| tPLH | OMODE | B | Slow | 3.8 | 8.7 | ns |
| tPHL |  |  |  | 3.2 | 8.2 |  |
| tPLH | OMODE | B | Fast | 2.7 | 7.2 | ns |
| tpHL |  |  |  | 2.7 | 7.2 |  |
| tPLH | IMODE | AO | - | 1 | 5.6 | ns |
| tpHL |  |  |  | 1 | 4.6 |  |

† Slow (ERC = H) and Fast (ERC = L)
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## SN74GTLP2033

## 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH

SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{V}_{\mathrm{TT}}=1.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}}=1 \mathrm{~V}$ for GTLP (see Figure 1) (continued)

| PARAMETER | $\begin{aligned} & \hline \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | EDGE RATE $\dagger$ | MIN | TYP\# | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | LOOPBACK | AO | - | 2.5 | 6.2 | 6.2 | ns |
| tPHL |  |  |  | 2 | 5 | 5 |  |
| tPLH | AI (loopback high) | AO | - | 1 | 5.6 | 5.6 | ns |
| tPHL |  |  |  | 1 | 5 | 5 |  |
| $t_{r}$ | Rise time, $\bar{B}$-port outputs (20\% to 80\%) |  | Slow |  | 2.8 |  | ns |
|  |  |  | Fast |  | 1.5 |  |  |
|  | Rise time, AO (10\% to 90\%) |  |  | 3.5 |  |  |  |
| $t_{f}$ | Fall time, $\overline{\mathrm{B}}$-port outputs ( $80 \%$ to 20\%) |  | Slow |  | 3 |  | ns |
|  |  |  | Fast |  | 1.8 |  |  |
|  | Fall time, AO (90\% to 10\%) |  |  |  | 1.5 |  |  |

† Slow (ERC = H) and Fast (ERC = L)
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
skew characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)§

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | EDGE RATE $\dagger$ | MIN | TYP\# | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {sk( }}$ LH) ${ }^{\text {I }}$ | AI | B | Slow |  | 0.5 | 1 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{HL})^{\text {I }}$ |  |  |  |  | 0.5 | 1 |  |
| $\mathrm{t}_{\text {sk( }}$ LH) ${ }^{\text {I }}$ | AI | B | Fast |  | 0.4 | 0.9 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{HL})^{\text {I }}$ |  |  |  |  | 0.4 | 0.9 |  |
| $\mathrm{t}_{\text {sk( }}$ (LH) ${ }^{\text {I }}$ | CLKAB/LEAB | B | Slow |  | 0.5 | 1 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{HL})^{\text {I }}$ |  |  |  |  | 0.5 | 1 |  |
| $\mathrm{t}_{\text {sk( }}(\mathrm{LH})^{\text {I }}$ | CLKAB/LEAB | B | Fast |  | 0.4 | 0.9 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{HL})^{\text {I }}$ |  |  |  |  | 0.4 | 0.9 |  |
| $t_{\text {sk( }(t)}{ }^{\text {I }}$ | AI | B | Slow |  | 1.4 | 2 | ns |
|  |  |  | Fast |  | 0.6 | 1.4 |  |
|  | CLKAB/LEAB | B | Slow |  | 1.8 | 2.5 |  |
|  |  |  | Fast |  | 0.9 | 1.8 |  |

† Slow (ERC = L) and Fast (ERC = H)
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.
II $\mathrm{t}_{\mathrm{sk}(\mathrm{LH})} / \mathrm{t}_{\mathrm{sk}}(\mathrm{HL})$ and $\mathrm{t}_{\mathrm{sk}(\mathrm{t})}$ - Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case $V_{C C}$ and temperature and apply to any outputs switching in the same direction either high to low $[\mathrm{t} s k(\mathrm{HL})]$ or low to high $[\mathrm{tsk}(\mathrm{LH})]$ or in opposite directions, both low to high and high to low $[\mathrm{tsk}(\mathrm{t})]$.

PARAMETER MEASUREMENT INFORMATION


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
( $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ for A port and 1 V for B port) ( $\mathrm{V} \mathrm{OH}=3 \mathrm{~V}$ for A port and 1.5 V for B port)


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \approx 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \approx 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \approx 2 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application is probably a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer to better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.


Figure 2. High-Drive Test Backplane


Figure 3. High-Drive RLC Network
switching characteristics over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 3)

| PARAMETER | $\begin{aligned} & \hline \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | EDGE RATE $\dagger$ | TYP\# | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | AI (buffer) | B | Slow | 4.7 | ns |
| tPHL |  |  |  | 5 |  |
| tPLH | $\begin{gathered} \mathrm{Al} \\ \text { (buffer) } \end{gathered}$ | B | Fast | 3.7 | ns |
| tPHL |  |  |  | 4 |  |
| tPLH | LEAB (latch mode) | B | Slow | 5.5 | ns |
| tPHL |  |  |  | 5.8 |  |
| tPLH | LEAB (latch mode) | B | Fast | 4.6 | ns |
| tPHL |  |  |  | 4.8 |  |
| tPLH | CLKAB <br> (flip-flop mode) | B | Slow | 5.8 | ns |
| tPHL |  |  |  | 6 |  |
| tPLH | CLKAB <br> (flip-flop mode) | B | Fast | 4.9 | ns |
| tPHL |  |  |  | 4.9 |  |
| tPLH | OMODE | B | Slow | 5.5 | ns |
| tPHL |  |  |  | 5.7 |  |
| tPLH | OMODE | B | Fast | 4.5 | ns |
| tPHL |  |  |  | 4.7 |  |
| $t_{r}$ | Rise time, $\bar{B}$-port outputs (20\% to 80\%) |  | Slow | 1.8 | ns |
|  |  |  | Fast | 1.1 |  |
| $t_{f}$ | Fall time, $\overline{\mathrm{B}}$-port outputs (80\% to 20\%) |  | Slow | 3.4 | ns |
|  |  |  | Fast | 2.6 |  |

[^0]
## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74GTLP2033DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | GTLP2033 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2 ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74GTLP2033DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74GTLP2033DGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 |

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('Tl") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.
You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.
You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.
This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, Tl's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).


[^0]:    † Slow (ERC = H) and Fast (ERC = L)
    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. All values are derived from TI-SPICE models.

