SN54ACT16240, 74ACT16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS137C – JULY 1989 – REVISED NOVEMBER 1996

SN54ACT16240 ... WD PACKAGE **Members of the Texas Instruments** 74ACT16240 ... DL PACKAGE Widebus[™] Family (TOP VIEW) Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer 48 20E 1OE Memory Address Registers 1Y1 2 47 🛛 1A1 Flow-Through Architecture Optimizes 1Y2 3 46 1A2 **PCB** Layout GND 4 45 GND 1Y3 🛛 5 44 🛛 1A3 Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise** 1Y4 🛛 6 43 🛛 1A4 42 VCC V_{CC} 7 **EPIC**[™] (Enhanced-Performance Implanted 2Y1 8 41 🛛 2A1 CMOS) 1-µm Process 2Y2 🛛 9 40 2A2 500-mA Typical Latch-Up Immunity at GND 10 39 GND 125°C 38 2A3 2Y3 11 • Package Options Include Plastic 300-mil 2Y4 112 37 2A4 Shrink Small-Outline (DL) Packages Using 3Y1 113 36 🛛 3A1 25-mil Center-to-Center Pin Spacings and 3Y2 114 35 3A2 380-mil Fine-Pitch Ceramic Flat (WD) GND [] 15 34 GND Packages Using 25-mil Center-to-Center 3Y3 16 33 3A3 Spacings 3Y4 🛛 17 32 3A4 31 Vcc V_{CC} [] 18 description 4Y1 19 30 4A1 4Y2 20 The SN54ACT16240 and 74ACT16240 are 16-bit 29 4A2 28 GND buffers or line drivers designed specifically to GND 21 27 4A3 4Y3 22

buffers or line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The 74ACT16240 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

4Y4 23

40E 24

26 **4**A4

25 30E

The SN54ACT16240 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16240 is characterized for operation from –40°C to 85°C.

(each se	ction)
INP	UTS	OUTPUT
OE	А	Y
L	Н	L
L	L	н
н	Х	Z

FUNCTION TABLE (each section)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SN54ACT16240, 74ACT16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS137C – JULY 1989 – REVISED NOVEMBER 1996


logic symbol[†]

					1	
1 <mark>0E</mark>	1	EN1				
20E	48	EN2				
3 <mark>0E</mark>	25	EN3				
	24					
4OE		EN4				
	47		1		2	4744
1A1	46	 	1	1 ▽	3	1Y1
1A2	44				5	1Y2
1A3		-			<u> </u>	1Y3
1A4	43				6	1Y4
2A1	41		1	2 ▽	8	2Y1
	40	<u> </u>		- •	9	
2A2	38	<u> </u>			11	2Y2
2A3	37	 			12	2Y3
2A4	36	ļ			13	2Y4
3A1			1	3 ▽	<u> </u>	3Y1
3A2	35				14	3Y2
3A3	33				16	3Y3
	32	<u> </u>			17	
3A4	30	┣───			19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2					<u> </u>	4Y2
4A3	27				22	4Y3
4A4	26				23	4Y4
7/17						714

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)–0.4	5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)0.4	5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



recommended operating conditions (see Note 3)

		SN5	4ACT16	240	74	ACT1624	40	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		h	2			V
VIL	Low-level input voltage		N.	0.8			0.8	V
VI	Input voltage	0	RE	VCC	0		VCC	V
Vo	Output voltage	0	1	VCC	0		VCC	V
ЮН	High-level output current		2	-24			-24	mA
IOL	Low-level output current	20,	5	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
Т _А	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T,	ן = 25°C	;	SN54AC	Г16240	74ACT	16240	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		4.5 V	4.4			4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4		
Voн	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		V
VОН	IOH = -24 IIIA	5.5 V	4.94			4.7		4.8		v
	I _{OH} = -50 mA [†]	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	10 50.04	4.5 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	V
Ve	lot = 24 mA	4.5 V			0.36	Q	0.5		0.44	
VOL	I _{OL} = 24 mA	5.5 V			0.36	(C)	0.5		0.44	v
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				202	1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				A.			1.65	
lj	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ
Icc	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			8		160		80	μΑ
∆lCC‡	One input at 3.4 V, Other inputs at VCC or GND	5.5 V			0.9		1		1	mA
Ci	$V_{I} = V_{CC}$ or GND	5.5 V		4.5						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.




switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			SN54ACT	16240	74ACT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	V	2.3	5	7.7	2	9.5	2.3	8.5	ns
^t PHL	A	т	4.1	6.7	9.2	3	11.5	4.1	10.2	115
^t PZH	OE	V	2.6	5.6	8.5	2	10.1	2.6	9.4	20
^t PZL	OE	T	3.3	6.7	10.2	2.5	12.2	3.3	11.4	ns
^t PHZ	OE	V	5.9	8.3	11	4.5	12.7	5.9	12	ns
^t PLZ	OE	Y	5.1	7.4	9.9	4	12	5.1	10.7	115

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd} Power dissipation capacitance	Dower dissipation conspitance per driver	Outputs enabled	$C_1 = 50 \text{pF},$	f = 1 MHz	38	ъĘ
	Power dissipation capacitance per driver	Outputs disabled	C_ = 50 pr,		9	рг

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ACT16240DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16240	Samples
74ACT16240DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16240	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

14-Feb-2021

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16240DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16240DLR	SSOP	DL	48	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
74ACT16240DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated