



## 16-BIT, 2 MSPS, UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE

#### **FEATURES**

- 2-MHz Sample Rate
- 16-Bit NMC Ensured Over Temperature
- Zero Latency
- Unipolar Single-Ended Input Range:
   0 V to V<sub>ref</sub>
- Onboard Reference
- Onboard Reference Buffer
- High-Speed Parallel Interface
- Power Dissipation: 175 mW at 2 MHz Typ
- Wide Digital Supply
- 8-/16-Bit Bus Transfer
- 48-Pin TQFP Package
- ESD Sensitive HBM Capability of 500 V, 1000 V at All Input Pins


#### **APPLICATIONS**

- DWDM
- Instrumentation
- High-Speed, High-Resolution, Zero Latency Data Acquisition Systems
- Transducer Interface
- Medical Instruments
- Communication

#### DESCRIPTION

The ADS8411 is a 16-bit, 2 MHz A/D converter with an internal 4.096-V reference. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8411 offers a full 16-bit interface and an 8-bit option where data is read using two 8-bit read cycles.

The ADS8411 has a unipolar single-ended input. It is available in a 48-lead TQFP package and is characterized over the industrial -40°C to 85°C temperature range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION(1)

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIG- NATOR	TEMPERA- TURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY						
ADS8411I	<b>−6 ~ 6</b>	-2~3	15	48 Pin PFB		-40°C to 85°C	ADS8411IPFBT	Tape and reel 250						
AD364111	-0 ~ 0	-2~3	15	TQFP	PFB	-40 C to 65 C	ADS8411IPFBR	Tape and reel 1000						
ADS8411IB	<b>−2.5 ~ 2.5</b>	4.2	16	48 Pin									ADS8411IBPFBT	Tape and reel 250
AD30411IB	−2.0 ~ 2.5	~ 2.5	TQFP	FFB	-40 C 10 85°C	ADS8411IBPFBR	Tape and reel 1000							

<sup>(1)</sup> For the most current specifications and package information, refer to our website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

				UNIT
	Voltage	+IN to AGNI	)	-0.4 V to +VA + 0.1 V
	Voltage	-IN to AGNI	)	-0.4 V to 0.5 V
		+VA to AGN	D	−0.3 V to 7 V
	Voltage range	+VBD to BD	GND	−0.3 V to 7 V
+VA to +V			)	–0.3 V to 2.55 V
	Digital input volta	ge to BDGND		-0.3 V to +VBD + 0.3 V
	Digital output volt	tage to BDGN	D	−0.3 V to +VBD + 0.3 V
A	Operating free-ai	oltage to BDGND air temperature range		-40°C to 85°C
stg	Storage temperat	ture range		−65°C to 150°C
	Junction tempera	iture (T <sub>J</sub> max)		150°C
	TOED realizate	Power dissip	ation	$(T_J Max - T_A)/\theta_{JA}$
	TQFP package	$\theta_{JA}$ thermal i	mpedance	86°C/W
	Load tomporature	a coldorina	Vapor phase (60 sec)	215°C
	Lead temperature	e, soldering	Infrared (15 sec)	220°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## **SPECIFICATIONS**

 $T_A = -40^{\circ}\text{C}$  to 85°C, +VA = 5 V, +VBD = 3 V or 5 V,  $V_{ref} = 4.096$  V,  $f_{SAMPLE} = 2$  MHz (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G INPUT							
	Full-scale input voltage (1)		+IN - (-IN)	0		$V_{ref}$	V	
	About the Country of the ma		+IN	-0.2		V <sub>ref</sub> + 0.2		
	Absolute input voltage		-IN	-0.2		0.2	V	
	Input capacitance				25		pF	
	Input leakage current				0.5		nA	
SYSTEM	M PERFORMANCE							
	Resolution				16		Bits	
	No missing codes	ADS8411I		15			Bits	
	No missing codes	ADS8411IB		16			DIIS	
INII	Integral linearity (2)(3)	ADS8411I		-6	<u>±</u> 4	6	LCD	
INL	ADS8411IB			-2.5	±1.5	2.5	LSB	
DNII	Differential linearity	ADS8411I		-2	±1	3	LCD	
DNL	Differential linearity ADS8411IB			-1	±0.8	2	LSB	
_	Offset error <sup>(4)</sup>			-1.5	±0.5	1.5	mV	
Eo	Oliset error(4)	ADS8411IB		-0.75	±0.25	0.75	mV	
_	Gain error <sup>(4)(5)</sup>	ADS8411I		-0.15		0.15	%FS	
E <sub>G</sub>	Gain enor (1)(9)	ADS8411IB		-0.098		0.098	%F3	
	Noise	·			60		μV RMS	
PSRR	DC Power supply rejection r	ratio	At FFFFh output code, +VA = 4.75 V to 5.25 V, V <sub>ref</sub> = 4.096 V <sup>(4)</sup>		2		LSB	
SAMPLI	ING DYNAMICS							
	Conversion time			340		400	ns	
	Acquisition time			100			ns	
	Throughput rate					2	MHz	
	Aperture delay				2		ns	
	Aperture jitter				25		ps	
	Step response				100		ns	
	Overvoltage recovery				100		ns	
DYNAM	IC CHARACTERISTICS							
TUD	Tatal harmanaia diatantian (6)		$V_{IN} = 4 V_{pp}$ at 100 kHz		-90		dB	
THD	Total harmonic distortion (6)		$V_{IN} = 4 V_{pp}$ at 500 kHz		-88.5		dB	
SNR	Signal-to-noise ratio		$V_{IN} = 4 V_{pp}$ at 100 kHz		86		dB	
SINAD	Signal-to-noise + distortion		$V_{IN} = 4 V_{pp}$ at 100 kHz		85		dB	
OEDD	On which the state of the state	_	$V_{IN} = 4 V_{pp}$ at 100 kHz		90		dB	
SFDR	Spurious free dynamic range	e	$V_{IN} = 4 V_{pp}$ at 500 kHz		88		dB	
	-3dB Small signal bandwidth	1			5		MHz	
EXTERN	NAL VOLTAGE REFERENCE	INPUT						
	Reference voltage at REFIN	I, V <sub>ref</sub>		3.9	4.096	4.2	V	
	Reference resistance (7)				500		kΩ	

- (1) Ideal input span, does not include gain or offset error.
- LSB means least significant bit
- This is endpoint INL, not best fit.
- Measured relative to an ideal full-scale input [+IN (-IN)] of 4.096 V
  This specification does not include the internal reference voltage error and drift.
- Calculated on the first nine harmonics of the input frequency
- (6) (7) Can vary ±20%



## **SPECIFICATIONS** (continued)

 $T_{A} = -40^{\circ}\text{C to }85^{\circ}\text{C}, \, +\text{VA} = 5 \,\, \text{V}, \, +\text{VBD} = 3 \,\, \text{V or 5 V}, \, V_{ref} = 4.096 \,\, \text{V}, \, f_{SAMPLE} = 2 \,\, \text{MHz (unless otherwise noted)}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INTER	NAL REFERENCE OUTPUT		<u> </u>					
	Internal reference start-up ti	me	From 95% (+VA), with 1 µF storage capacitor			120	ms	
V <sub>ref</sub>	Reference voltage		IOUT = 0	4.065	4.096	4.13	V	
	Source current		Static load			10	μΑ	
	Line regulation		+VA = 4.75 ~ 5.25 V		0.6		mV	
	Drift		IOUT = 0		36		PPM/°C	
DIGITA	AL INPUT/OUTPUT					,		
	Logic family — CMOS							
V <sub>IH</sub>	High level input voltage		$I_{IH} = 5 \mu A$	+VBD – 1	+VBD + 0.3			
$V_{IL}$	Low level input voltage		$I_{IL} = 5 \mu A$	-0.3		0.8	V	
V <sub>OH</sub>	High level output voltage		I <sub>OH</sub> = 2 TTL loads	+VBD - 0.6		+VBD		
$V_{OL}$	Low level output voltage		I <sub>OL</sub> = 2 TTL loads	0		0.4		
	Data format — straight bina	ry						
POWE	R SUPPLY REQUIREMENTS					,		
	Davisa avanlı valta sa	+VBD		2.7	3	5.25	V	
	Power supply voltage	+VA		4.75	5	5.25	V	
	+VA Supply current <sup>(8)</sup>		f <sub>s</sub> = 2 MHz		35	38	mA	
$P_D$	Power dissipation <sup>(8)</sup>		f <sub>s</sub> = 2 MHz		175	190	mW	
TEMP	ERATURE RANGE		<u> </u>					
T <sub>A</sub>	Operating free-air			-40		85	°C	

<sup>(8)</sup> This includes only +VA current. +VBD current is typically 1 mA with 5-pF load capacitance on output pins.



## TIMING CHARACTERISTICS

All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = +VBD = 5 V (1)(2)(3)

	PARAMETER	MIN	TYP MAX	UNIT
t <sub>CONV</sub>	Conversion time	340	400	ns
t <sub>ACQ</sub>	Acquisition time	100		ns
t <sub>pd1</sub>	CONVST low to BUSY high		30	ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low		5	ns
t <sub>w1</sub>	Pulse duration, CONVST low	20		ns
t <sub>su1</sub>	Setup time, $\overline{\text{CS}}$ low to $\overline{\text{CONVST}}$ low	0		ns
t <sub>w2</sub>	Pulse duration, CONVST high	20		ns
	CONVST falling edge jitter		10	ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	Min(t <sub>ACQ</sub> )		ns
t <sub>w4</sub>	Pulse duration, BUSY signal high		370	ns
t <sub>h1</sub>	Hold time, first data bus data transition (RD low, or CS low for read cycle, or BYTE input changes) after CONVST low	40		ns
·d1	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low (or BUSY low to RD low)	0		ns
su2	Setup time, RD high to CS high	0		ns
w5	Pulse duration, RD low	50		ns
en	Enable time, RD low (or CS low for read cycle) to data valid		20	ns
d2	Delay time, data hold from RD high	0		ns
d3	Delay time, BYTE rising edge or falling edge to data valid	2	20	ns
w6	Pulse duration, RD high	20		ns
w7	Pulse duration, CS high	20		ns
h2	Hold time, last $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle ) rising edge to $\overline{\text{CONVST}}$ falling edge	50		ns
su3	Setup time, BYTE transition to RD falling edge	0		ns
h3	Hold time, BYTE transition to RD falling edge	0		ns
dis	Disable time, RD high (CS high for read cycle) to 3-stated data bus		20	ns
d5	Delay time, end of conversion to MSB data valid		10	ns
su4	Byte transition setup time, from BYTE transition to next BYTE transition	50		ns
d6	Delay time, CS rising edge to BUSY falling edge	50		ns
d7	Delay time, BUSY falling edge to CS rising edge	50		ns
su(AB)	Setup time, from the falling edge of CONVST (used to start the valid conversion) to the next falling edge of CONVST (when CS = 0 and CONVST used to abort) or to the next falling edge of CS (when CS is used to abort)	60	340	ns
su5	Setup time, falling edge of CONVST to read valid data (MSB) from current conversion	$MAX(t_{CONV}) + MAX(t_{d5})$		ns
t <sub>h4</sub>	Hold time, data (MSB) from previous conversion hold valid from falling edge of CONVST		MIN(t <sub>CONV</sub> )	ns

<sup>(1)</sup> All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of +VBD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . (2) See timing diagrams.

<sup>(2)</sup> See timing diagrams.
(3) All timings are measured with 20 pF equivalent loads on all data bits and BUSY pins.



## TIMING CHARACTERISTICS


All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = 5 V, +VBD = 3 V<sup>(1)(2)(3)</sup>

	PARAMETER	MIN	TYP MAX	UNIT
t <sub>CONV</sub>	Conversion time	340	400	ns
t <sub>ACQ</sub>	Acquisition time	100		ns
t <sub>pd1</sub>	CONVST low to conversion started (BUSY high)		40	ns
t <sub>pd2</sub>	Propagation delay time, end of conversion to BUSY low		10	ns
t <sub>w1</sub>	Pulse duration, CONVST low	20		ns
t <sub>su1</sub>	Setup time, CS low to CONVST low	0		ns
t <sub>w2</sub>	Pulse duration, CONVST high	20		ns
	CONVST falling edge jitter		10	ps
t <sub>w3</sub>	Pulse duration, BUSY signal low	Min(t <sub>ACQ</sub> )		ns
t <sub>w4</sub>	Pulse duration, BUSY signal high		370	ns
t <sub>h1</sub>	Hold time, first data bus transition ( $\overline{RD}$ low, or $\overline{CS}$ low for read cycle, or BYTE input changes) after $\overline{CONVST}$ low	40		ns
t <sub>d1</sub>	Delay time, $\overline{\text{CS}}$ low to $\overline{\text{RD}}$ low (or BUSY low to $\overline{\text{RD}}$ low)	0		ns
t <sub>su2</sub>	Setup time, RD high to CS high	0		ns
t <sub>w5</sub>	Pulse duration, RD low	50		ns
t <sub>en</sub>	Enable time, $\overline{RD}$ low (or $\overline{CS}$ low for read cycle) to data valid		30	ns
t <sub>d2</sub>	Delay time, data hold from RD high	0		ns
t <sub>d3</sub>	Delay time, BYTE rising edge or falling edge to data valid	2	30	ns
t <sub>w6</sub>	Pulse duration, RD high	20		ns
t <sub>w7</sub>	Pulse duration, CS high	20		ns
t <sub>h2</sub>	Hold time, last $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle ) rising edge to $\overline{\text{CONVST}}$ falling edge	50		ns
t <sub>su3</sub>	Setup time, BYTE transition to RD falling edge	0		ns
t <sub>h3</sub>	Hold time, BYTE transition to RD falling edge	0		ns
t <sub>dis</sub>	Disable time, RD high (CS high for read cycle) to 3-stated data bus		30	ns
t <sub>d5</sub>	Delay time, end of conversion to MSB data valid		20	ns
t <sub>su4</sub>	Byte transition setup time, from BYTE transition to next BYTE transition	50		ns
t <sub>d6</sub>	Delay time, CS rising edge to BUSY falling edge	50		ns
t <sub>d7</sub>	Delay time, BUSY falling edge to CS rising edge	50		ns
t <sub>su(AB)</sub>	Setup time, from the falling edge of CONVST (used to start the valid conversion) to the next falling edge of CONVST (when CS = 0 and CONVST used to abort) or to the next falling edge of CS (when CS is used to abort)	70	350	ns
t <sub>su5</sub>	Setup time, falling edge of CONVST to read valid data (MSB) from current conversion	$MAX(t_{CONV}) + MAX(t_{d5})$		ns
t <sub>h4</sub>	Hold time, data (MSB) from previous conversion hold valid from falling edge of CONVST		MIN(t <sub>CONV</sub> )	ns

 <sup>(1)</sup> All input signals are specified with t<sub>r</sub> = t<sub>f</sub> = 5 ns (10% to 90% of +VBD) and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>)/2.
 (2) See timing diagrams.
 (3) All timings are measured with 20 pF equivalent loads on all data bits and BUSY pins.



## **PIN ASSIGNMENTS**



NC - No connection




## **Terminal Functions**

NAME	NO.	I/O		DESCRIPTION							
AGND	5, 8, 11, 12, 14, 15, 44, 45	-	Analog ground								
BDGND	25, 35	-	Digital ground for bus interface	Digital ground for bus interface digital supply							
BUSY	36	0	Status output. High when a co	status output. High when a conversion is in progress.							
BYTE	39	I		yte select input. Used for 8-bit bus reading. 0: No fold back 1: Low byte D[7:0] of the 16 most gnificant bits is folded back to high byte of the 16 most significant pins DB[15:8].							
CONVST	40	I	Convert start. The falling edge period.	onvert start. The falling edge of this input ends the acquisition period and starts the hold eriod.							
CS	42	I	Chip select. The falling edge of	f this input starts the acquisi	ition period.						
Data Bus			8-Bit E	Bus	16-Bit Bus						
Data Bus			BYTE = 0	BYTE = 1	BYTE = 0						
DB15	16	0	D15 (MSB)	D7	D15 (MSB)						
DB14	17	0	D14	D6	D14						
DB13	18	0	D13	D5	D13						
DB12	19	0	D12	D4	D12						
DB11	20	0	D11	D3	D11						
DB10	21	0	D10	D2	D10						
DB9	22	0	D9	D1	D9						
DB8	23	0	D8	D0 (LSB)	D8						
DB7	26	0	D7	All ones	D7						
DB6	27	0	D6	All ones	D6						
DB5	28	0	D5	All ones	D5						
DB4	29	0	D4	All ones	D4						
DB3	30	0	D3	All ones	D3						
DB2	31	0	D2	All ones	D2						
DB1	32	0	D1	All ones	D1						
DB0	33	0	D0 (LSB)	All ones	D0 (LSB)						
-IN	7	-	Inverting input channel								
+IN	6	-	Non inverting input channel								
NC	3	ı	No connection								
REFIN	1	-	Reference input								
REFM	47, 48	-	Reference ground								
REFOUT	2	0	Reference output. Add 1 µF careference is used.	apacitor between the REFOL	JT pin and REFM pin when internal						
RESET	38	I	Current conversion is aborted asserted low. RESET works in	and output latches are clear dependantly of CS.	ed (set to zeros) when this pin is						
RD	41	I	Synchronization pulse for the pand puts the previous convers	parallel output. When $\overline{CS}$ is light in its contract on the bus.	low, this serves as the output enable						
+VA	4, 9, 10, 13, 43, 46	-	Analog power supplies, 5-V do								
+VBD	24, 34, 37	-	Digital power supply for bus								



## **TIMING DIAGRAMS**



<sup>†</sup>Signal internal to device

Figure 1. Timing for Conversion and Acquisition Cycles With CS and RD Toggling



## **TIMING DIAGRAMS (continued)**




Figure 2. Timing for Conversion and Acquisition Cycles With  $\overline{\text{CS}}$  Toggling,  $\overline{\text{RD}}$  Tied to BDGND



## **TIMING DIAGRAMS (continued)**





Figure 3. Timing for Conversion and Acquisition Cycles With CS Tied to BDGND, RD Toggling



## **TIMING DIAGRAMS (continued)**



<sup>†</sup>Signal internal to device

Figure 4. Timing for Conversion and Acquisition Cycles With  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  Tied to BDGND—Auto Read




Figure 5. Detailed Timing for Read Cycles



#### TYPICAL CHARACTERISTICS

At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f<sub>sample</sub> = 2 MHz (unless otherwise noted)

## **HISTOGRAM (DC CODE SPREAD)** vs FULL SCALE 131071 CONVERSIONS




Figure 6.

## vs FREE-AIR TEMPERATURE 86.8 $f_i = 100 \text{ kHz}$ +VA = 5 V86.6 +VBD = 3.3 V,SNR - Signal-to-Noise Ratio - dB T<sub>A</sub> = 25°C, 86.4 Internal Reference 86.2 86 85.8 85.6 85.4 85.2

-40

-20

SIGNAL-TO-NOISE RATIO

Figure 7.

20

 $T_A$  – Free-Air Temperature –  $^{\circ}C$ 

40

80

## SIGNAL-TO-NOISE AND DISTORTION vs FREE-AIR TEMPERATURE




Figure 8.

**EFFECTIVE NUMBER OF BITS** vs FREE-AIR TEMPERATURE





Figure 9.



# SPURIOUS FREE DYNAMIC RANGE vs FREE-AIR TEMPERATURE



#### Figure 10.

## TOTAL HARMONIC DISTORTION VS FREE-AIR TEMPERATURE




Figure 11.

#### SIGNAL-TO-NOISE RATIO vs INPUT FREQUENCY




Figure 12.

## EFFECTIVE NUMBER OF BITS VS INPUT FREQUENCY





Figure 13.



#### SIGNAL-TO-NOISE AND DISTORTION VS INPUT FREQUENCY



#### Figure 14.

## TOTAL HARMONIC DISTORTION VS INPUT FREQUENCY




Figure 16.

## SPURIOUS FREE DYNAMIC RANGE VS INPUT FREQUENCY




Figure 15.

#### SUPPLY CURRENT vs SAMPLE RATE








Figure 17.
















Figure 22.







Figure 24.











#### **APPLICATION INFORMATION**

#### MICROCONTROLLER INTERFACING

#### **ADS8411 to 8-Bit Microcontroller Interface**

Figure 29 shows a parallel interface between the ADS8411 and a typical microcontroller using the 8-bit data bus. The BUSY signal is used as a falling-edge interrupt to the microcontroller.




Figure 29. ADS8411 Application Circuitry (using external reference)




Figure 30. Use Internal Reference

#### PRINCIPLES OF OPERATION

The ADS8411 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function. See Figure 29 for the application circuit for the ADS8411.

The conversion clock is generated internally. The conversion time of 400 ns is capable of sustaining a 2-MHz throughput.



## PRINCIPLES OF OPERATION (continued)

The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

#### REFERENCE

The ADS8411 can operate with an external reference with a range from 3.9 V to 4.2 V. A 4.096-V internal reference is included. When the internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with 0.1-µF decoupling capacitor and 1-µF storage capacitor between pin 2 (REFOUT) and pins 47 and 48 (REFM) (see Figure 30). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 2 (REFOUT) can be left unconnected (floating) if an external reference is used.

#### **ANALOG INPUT**

When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the –IN input is limited between -0.2 V and 0.2 V, allowing the input to reject small signals which are common to both the +IN and –IN inputs. The +IN input has a range of -0.2 V to  $V_{ref}$  + 0.2 V. The input span (+IN - (–IN)) is limited to 0 V to  $V_{ref}$ .

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8411 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25 pF) to an 16-bit settling level within the acquisition time (100 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1  $G\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used.

Care should be taken to ensure that the output impedance of the sources driving +IN and -IN inputs are matched. If this is not observed, the two inputs could have different setting time. This may result in offset error, gain error and linearity error which varies with temperature and input voltage.

#### **DIGITAL INTERFACE**

#### **Timing And Control**

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8411 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.

Conversions are initiated by bringing the  $\overline{\text{CONVST}}$  pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the  $\overline{\text{CONVST}}$  pin can be brought high), while  $\overline{\text{CS}}$  is low. The ADS8411 switches from the sample to the hold mode on the falling edge of the  $\overline{\text{CONVST}}$  command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high after  $\overline{\text{CONVST}}$  goes low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.

Sampling starts with the falling edge of the BUSY signal when  $\overline{CS}$  is tied low or starts with the falling edge of  $\overline{CS}$  when BUSY is low.

Both  $\overline{RD}$  and  $\overline{CS}$  can be high during and before a conversion with one exception ( $\overline{CS}$  must be low when  $\overline{CONVST}$  goes low to initiate a conversion). Both the  $\overline{RD}$  and  $\overline{CS}$  pins are brought low in order to enable the parallel output bus with the conversion.



## PRINCIPLES OF OPERATION (continued)

#### **Reading Data**

The ADS8411 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when  $\overline{CS}$  and  $\overline{RD}$  are both low. There is a minimal quiet zone requirement around the falling edge of  $\overline{CONVST}$ . This is 50 ns prior to the falling edge of  $\overline{CONVST}$  and 40 ns after the falling edge. No data read should be attempted within this zone. Any other combination of  $\overline{CS}$  and  $\overline{RD}$  sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits of the converter result are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

DESCRIPTION **ANALOG VALUE DIGITAL OUTPUT** Full scale range  $V_{ref}$ STRAIGHT BINARY Least significant bit (LSB) V<sub>ref</sub>/65536 **BINARY CODE HEX CODE** V<sub>ref</sub>- 1 LSB Full scale 1111 1111 1111 1111 **FFFF** Midscale 1000 0000 0000 0000 8000  $V_{ref}/2$ V<sub>ref</sub>/2 - 1 LSB Midscale - 1 LSB 0111 1111 1111 1111 7FFF 0 V 0000 0000 0000 0000 0000 Zero

Table 1. Ideal Input Voltages and Output Codes

The output data is a full 16-bit word (D15-D0) on DB15-DB0 pins (MSB-LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15-DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15-DB8, then bringing BYTE high. When BYTE is high, the low bits (D7-D0) appear on pins DB15-D8.

These multiword read operations can be done with multiple active  $\overline{RD}$  (toggling) or with  $\overline{RD}$  tied low for simplicity.

BYTE	DATA F	READ OUT
BIIC	DB15-DB8 Pins	DB7-DB0 Pins
High	D7-D0	All one's
Low	D15-D8	D7-D0

**Table 2. Conversion Data Readout** 

## RESET

RESET is an asynchronous active low input signal (that works independently of  $\overline{CS}$ ). Minimum  $\overline{RESET}$  low time is 25 ns. Current conversion will be aborted no later than 50 ns after the converter is in the reset mode. In addition, all output latches are cleared (set to zero's) after  $\overline{RESET}$ . The converter goes back to normal operation mode no later than 20 ns after  $\overline{RESET}$  input is brought high.

The converter starts the first sampling period 20 ns after the rising edge of RESET. Any sampling period except for the one immediately after a RESET is started with the falling edge of the previous BUSY signal or the falling edge of CS, whichever is later.

Another way to reset the device is through the use of the combination of  $\overline{CS}$  and  $\overline{CONVST}$ . This is useful when the dedicated  $\overline{RESET}$  pin is tied to the system reset but there is a need to abort only the conversion in a specific converter. Since the BUSY signal is held high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter just the same as a reset via the dedicated  $\overline{RESET}$  pin. The reset does not have to be cleared as for the dedicated  $\overline{RESET}$  pin. A reset can be started with either of the two following steps.

- Issue a CONVST when CS is low and a conversion is in progress. The falling edge of CONVST must satisfy
  the timing as specified by the timing parameter t<sub>su(AB)</sub> mentioned in the timing characteristics table to ensure
  a reset. The falling edge of CONVST starts a reset. Timing is the same as a reset using the dedicated
  RESET pin except the instance of the falling edge is replaced by the falling edge of CONVST.
- Issue a S while a conversion is in progress. The falling edge of S must satisfy the timing as specified by the timing parameter t<sub>su(AB)</sub> mentioned in the timing characteristics table to ensure a reset. The falling edge of S causes a reset. Timing is the same as a reset using the dedicated ESET pin except the instance of the falling edge is replaced by the falling edge of S.



#### POWER-ON INITIALIZATION

RESET is not required after power on. An internal power-on-reset circuit generates the reset. To ensure that all of the registers are cleared, the three conversion cycles must be given to the converter after power on.

#### **LAYOUT**

For optimum performance, care should be taken with the physical layout of the ADS8411 circuitry.

As the ADS8411 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n *windows* in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8411 draws very little current from an external reference, as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A 0.1-µF bypass capacitor and a 1-µF storage capacitor are recommended from pin 1 (REFIN) directly to pin 48 (REFM). REFM and AGND should be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8411 should be clean and well bypassed. A 0.1-µF ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of the capacitor. In addition, a 1-µF to 10-µF capacitor is recommended. In some situations, additional bypassing may be required, such as a 100-µF electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

**Table 3. Power Supply Decoupling Capacitor Placement** 

POWER SUPPLY PLANE	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
Pin pairs that require shortest path to decoupling capacitors	(4,5), (8,9), (10,11), (13,15), (43,44), (45,46)	(24,25), (34, 35)	
Pins that require no decoupling	12, 14	37	

www.ti.com 7-Oct-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8411IBPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS8411I B	Samples
ADS8411IBPFBT	ACTIVE	TQFP	PFB	48	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8411I B	Samples
ADS8411IPFBT	ACTIVE	TQFP	PFB	48	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8411I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## **PACKAGE OPTION ADDENDUM**


www.ti.com 7-Oct-2021


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Feb-2023


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8411IBPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Feb-2023



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	ADS8411IBPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0

## PFB (S-PQFP-G48)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

## PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated