











BQ24072T, BQ24075T, BQ24079T

SLUS937C - DECEMBER 2009-REVISED DECEMBER 2019

BQ2407xT Standalone 1-Cell 1.5-A Linear Battery Charger with Power Path and **Voltage-Based TS**

Features

- Fully Compliant USB Charger
- Selectable 100 mA and 500 mA maximum input current
- 100 mA Maximum current limit ensures compliance to USB-IF standard
- Input based dynamic power management (V_{IN-DPM}) for protection against poor USB sources
- 28 V Input Iting with over-voltage protection
- Integrated dynamic power path management (DPPM) function simultaneously and independently powers the system and charges the battery
- System output tracks battery voltage (BQ24072T)
- Supports up to 1.5 A charge current with current monitoring output (ISET)
- Programmable Input Current Limit up to 1.5 A for wall adapters
- Battery disconnect function with SYSOFF input
- Reverse current, short-circuit and thermal protection
- Flexible voltage based NTC thermistor input
- Proprietary start up sequence limits inrush current
- Status indication charging/done, power good
- Small 3 mm × 3 mm 16 Lead VQFN Package

Applications

- **Smart phones**
- **PDAs**
- MP3 players
- Low-power handheld devices

3 Description

The BQ2407xT series of devices are integrated Li-ion linear chargers and system power path management space-limited targeted at portable applications. The devices operate from either a USB port or AC adapter and support charge currents up to 1.5A. The input voltage range with input over-voltage protection supports unregulated adapters. The USB input current limit accuracy and start up sequence allow the BQ2407xT to meet USB-IF inrush current specification. Additionally, the input dynamic power management (V_{IN} - DPM) prevents the charger from crashing incorrectly configure USB sources.

The BQ2407xT features dynamic power path management (DPPM) that powers the system while simultaneously and independently charging the battery. The DPPM circuit reduces the charge current when the input current limit causes the system output to fall to the DPPM threshold; thus, supplying the system load at all times while monitoring the charge current separately. This feature reduces the number of charge and discharge cycles on the battery, allows for proper charge termination and enables the system to run with a defective or absent battery pack.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
BQ24072T		
BQ24075T	VQFN (16)	3.00 mm x 3.00 mm
BQ24079T		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Circuit






Table of Contents

1	Features 1	10	Applications and Implementation	25
2	Applications 1		10.1 Application Information	. 25
3	Description 1		10.2 Typical Applications	. 25
4	Revision History2	11	Power Supply Recommendations	31
5	Description (continued)3		11.1 Power On	. 31
6	Device Options	12	Layout	33
7	Pin Configuration and Functions 4		12.1 Layout Guidelines	. 33
8	Specifications		12.2 Layout Example	. 33
U	8.1 Absolute Maximum Ratings		12.3 Thermal Package	. 34
	8.2 ESD Ratings	13	Device and Documentation Support	35
	8.3 Recommended Operating Conditions		13.1 Device Support	. 35
	8.4 Thermal Information		13.2 Related Links	. 35
	8.5 Electrical Characteristics		13.3 Receiving Notification of Documentation Updates	35
	8.6 Typical Characteristics		13.4 Support Resources	. 35
9	Detailed Description		13.5 Trademarks	. 35
9	9.1 Overview		13.6 Electrostatic Discharge Caution	. 35
			13.7 Glossary	. 35
	9.2 Functional Block Diagram	14	Mechanical, Packaging, and Orderable Information	35
	9.4 Device Functional Modes			55

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (November 2014) to Revision C	Page
•	Changed the data sheet title	1
•	Moved Storage temperature From: the ESD table to the Absolute Maximum Ratings	6
•	Changed the Handling Ratings table to ESD Ratings	6
•	Changed V _{IN-LOW} To: _{IN-DPM} in the <i>Electrical Characteristics</i> Power Path section	<mark>7</mark>
•	Changed V _{IN-LOW} To V _{IN-DPM} in the Functional Block Diagram	13
•	Changed: "R3 must be added" To: "R8 must be added" in the Battery Pack Temperature Monitoring section	20
•	Changed R6 From: 10 k Ω To: 19.1 k Ω and R7 From: 13.2 k Ω To: 8.25 k Ω in Figure 23	25
•	Changed text: "which for this case are R6 = $8.25~k\Omega$ and R7 = $19.1k\Omega$ " To: "which for this case are R7 = $8.25~k\Omega$ and R6 = $19.1~k\Omega$ "	26
•	Changed Equation 8	34

Changes from Revision A (April 2010) to Revision B

Page

•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted text from the Pin Configuration and Functions section: "Pin out designations are not final. Subject to change."	4
•	Changed V _{O(REG)} to V _{BAT(REG)} in Min Typ Max columns on the V _{RCH} spec. of <i>Electrical Characteristics</i> table under sub section BATTERY CHARGER	8



Changes from Original (December 2009) to Revision A	Page
Added BQ24072T device to data sheet header	1
Added BQ24072T feature bullet	1
Added "BQ24072T" to graphic entity	1
Added BQ24072T spec. to Ordering Info table	3
Added BQ24072T Pin Diagram	4
• Added BQ24072T to V _{O(REG)} in the <i>Electrical Characteristics</i> Power Path section	
Added "BQ24072T" to V _{DPPM} in the <i>Electrical Characteristics</i> table	8
Added "BQ24072T" to V _{BAT(REG)} the Electrical Characteristics table	8
Added BQ24072T Termination Disable (TD) description	17
Added graphic entity for BQ24072T DPPM and Battery Supplement Modes	23
Added graphic entity for BQ24072T Host Controlled Charger application	29
Added Termination Disable operation procedure	29

5 Description (continued)

Additionally, the regulated system input enables instant system turn-on when plugged in even with a totally discharged battery. The power-path management architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents, enabling the use of a smaller adapter.


The battery is charged in three phases: conditioning, constant current, and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if the internal temperature threshold is exceeded. The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The input current limit and charge current are programmable using external resistors.

6 Device Options


PART NO.	V _{OVP}	V _{BAT(REG)}	V _{OUT(REG)}	V _{DPPM}	OPTIONAL FUNCTION
BQ24072TRGTR	6.6 V	4.2 V	V _{BAT} + 225 mV	V _{OREG} –100 mV	TD
BQ24072TRGTT	6.6 V	4.2 V	V_{BAT} + 225 mV V_{OREG} -100 mV		TD
BQ24075TRGTR	6.6 V	4.2 V	5.5 V	4.3 V	SYSOFF
BQ24075TRGTT	6.6 V	4.2 V	5.5 V	4.3 V	SYSOFF
BQ24079TRGTR	6.6 V	4.1 V	5.5 V	4.3 V	SYSOFF
BQ24079TRGTT	6.6 V	4.1 V	5.5 V	4.3 V	SYSOFF



7 Pin Configuration and Functions



BQ24075T and BQ24079 RGT Package QFN 16 Pin Top View



Pin Functions

	PIN				
	NU	MBER		DESCRIPTION	
NAME	BQ24072T	BQ24075T BQ24079T	I/O	2253.tti 1751	
TS	1	1	I/O	External NTC Thermistor Input. Connect the TS input to the center tap of a resistor divider from V_{IN} to GND with the NTC in parallel with the bottom resistor to monitor the NTC in the battery pack. For applications that do not utilize the TS function, set the resistor divider to be a 20% ratio. See the Battery Pack Temperature Monitoring section for details on calculating the resistor values.	
BAT	2, 3	2, 3	I/O	Charger Power Stage Output and Battery Voltage Sense Input. Connect BAT to the positive terminal of the battery. Bypass BAT to VSS with a $4.7\mu F$ to $47\mu F$ ceramic capacitor.	
CE	4	4	I	Charge Enable Active-Low Input. Connect $\overline{\text{CE}}$ to a high logic level to place the battery charger in standby mode. In standby mode, OUT is active and battery supplement mode is available. Connect /CE to a low logic level to enable the battery charger. $\overline{\text{CE}}$ is internally pulled down with ~285k Ω . Do not leave $\overline{\text{CE}}$ unconnected to ensure proper operation.	
EN2	5	5	ı	Input Current Limit Configuration Inputs. Use EN1 and En2 to control the maximum input current and	
EN1	6	6	I	enable USB compliance. See for the description of the operation states. EN1 and EN2 are internally pulled down with \sim 285k Ω . Do not leave EN1 or EN2 unconnected to ensure proper operation.	
PGOOD	7	7	0	Open-Drain Power Good Status Indication Output. \overline{PGOOD} pulls to VSS when a valid input source is detected. \overline{PGOOD} is high-impedance when the input power is not within specified limits. Connect \overline{PGOOD} to the desired logic voltage rail using a $1k\Omega$ to $100k\Omega$ resistor, or use with an LED for visual indication.	
VSS	8	8	_	Ground. Connect to the thermal pad and to the ground rail of the circuit.	
CHG	9	9	0	Open-Drain Charging Status Indication Output. \overline{CHG} pulls to VSS when the battery is charging. \overline{CHG} is high-impedance when charging is complete or when the charger is disabled. \overline{CHG} flashes to indicate a timer fault. Connect \overline{CHG} to the desired logic voltage rail using a $1k\Omega$ to $100k\Omega$ resistor, or use with an LED for visual indication.	
OUT	10, 11	10, 11	0	System Supply Output. OUT provides a regulated output when the input is below the OVP threshold and above the regulation voltage. When the input is out of the operation range, OUT is connected to VBAT except when SYSOFF is high. Connect OUT to the system load. Bypass OUT to VSS with a $4.7\mu F$ to $47\mu F$ ceramic capacitor.	
ILIM	12	12	0	Adjustable Current Limit Programming Input. Connect a $1.07k\Omega$ to $7.5k\Omega$ resistor from ILIM to VSS to program the maximum input current (EN2=1, EN1=0). The input current includes the system load and the battery charge current. Leaving ILIM unconnected disables all charging.	
IN	13	13	I	Input Power Connection. Connect IN to the external DC supply (AC adapter or USB port). The input operating range is 4.35V to 6.6V. The input accepts voltages up to 26V without damage, but operation is suspended. Bypass IN to VS with a $1\mu F$ to $10\mu F$ ceramic capacitor.	
TMR	14	14	I	Timer Programming Input. TMR controls the pre-charge and fast-charge safety timers. Connect TMR to VSS to disable all safety timers. Connect a $18k\Omega$ to $72k\Omega$ resistor between TMR and VSS to program the timers to a desired length. Leave TMR unconnected to set the timers to the default values.	



Pin Functions (continued)

	PIN			
	NU	MBER		DESCRIPTION
NAME	BQ24072T	BQ24075T BQ24079T	I/O	2255\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
SYSOFF	-	15	I	System Enable Input. Connect SYSOFF high to turn off the FET connecting the battery to the system output. When an adapter is connected, charge is also disabled. Connect SYSOFF low for normal operation. SYSOFF is internally pulled up to VBAT through a large resistor (\sim 5M Ω). Do not leave SYSOFF unconnected to ensure proper operation.
TD	15	-	I	Termination Disable Input. Connect TD high to disable charger termination. Connect TD to VSS to enable charger termination. TD is checked during startup only and cannot be changed during operation. See the TD section in this datasheet for a description of the behavior when termination is disabled. TD is internally pulled down to VSS with ~285 k Ω . Do not leave TD unconnected to ensure proper operation.
ISET	16	16	I/O	Fast Charge Current Programming Input. Connect a 590 Ω to 3 k Ω resistor from ISET to VSS to program the fast charge current level. Charging is disabled if ISET is left unconnected. While charging, the voltage ISET reflects the actual charging current and can be used to monitor charge current. See the Charge Current Translator section of this datasheet for more details.
Thermal Pad	-		-	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS must be connected to ground at all times.

Table 1. EN1/EN2 Settings

EN2	EN1	MAXIMUM INPUT CURRENT INTO IN	
0	0	100 mA. USB100 mode	
0	1	500 mA. USB500 mode	
1	0	Set by external resistor from ILIM to VSS	
1	1	Standby (USB suspend mode)	

Copyright © 2009–2019, Texas Instruments Incorporated



8 Specifications

8.1 Absolute Maximum Ratings (1) (2)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	IN (with respect to VSS)	-0.3	28	V
Input voltage	BAT (with respect to VSS)	-0.3	5	V
input voltage	OUT, EN1, EN2, $\overline{\text{CE}}$, TS, ISET, $\overline{\text{PGOOD}}$, $\overline{\text{CHG}}$, ILIM, VREF, ITERM, SYSOFF, TD (with respect to VSS)	-0.3 7		V
Input current	IN		1.6	Α
	OUT		5	Α
Output current (Continuous)	BAT (Discharge mode)		5	Α
	BAT (Charging mode)		1.5	Α
Output sink current	CHG, PGOOD		15	mA
Junction temperature, T _J		-40	150	°C
Storage temperature , T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	٧
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNITS
	IN voltage range	4.35	26	V
V _{IN}	IN operating voltage range	4.35	6.4	V
I _{IN}	Input current, IN pin		1.5	Α
I _{OUT}	Current, OUT pin		4.5	Α
I _{BAT}	Current, BAT pin (Discharging)		4.5	Α
I _{CHG}	Current, BAT pin (Charging)		1.5 ⁽¹⁾	Α
T_J	Junction Temperature	0	125	°C
R _{ILIM}	Maximum input current programming resistor	1.07	7.5	kΩ
R _{ISET}	Fast-charge current programming resistor ⁽²⁾	590	3000	Ω
R _{ITERM}	Termination current programming resistor	0	15	kΩ
R _{TMR}	Timer programming resistor	18	72	kΩ

⁽¹⁾ The IC operational charging life is reduced to 20,000 hours, when charging at 1.5A and 125°C. The thermal regulation feature reduces charge current if the IC's junction temperature reaches 125°C; thus without a good thermal design the maximum programmed charge current may not be reached.

(2) Use a 1% tolerance resistor RISET to avoid issues with the R_{ISET} short test when using the maximum charge current setting.

⁽²⁾ The IC operational charging life is reduced to 20,000 hours, when charging at 1.5A and 125°C. The thermal regulation feature reduces charge current if the IC's junction temperature reaches 125°C; thus without a good thermal design the maximum programmed charge current may not be reached.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	RGT [VQFN]	UNIT
	I DERIMAL METRIC 17	16 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	18.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

8.5 Electrical Characteristics

Over junction temperature range (0°C < T_J < 125°C) and the recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT							
V _{UVLO}	Under-voltage lock-out	$V_{IN}: 0V \rightarrow 4V$	3.2	3.3	3.4	V	
V _{HYS-UVLO}	Hysteresis on UVLO	$V_{IN}: 4V \rightarrow 0V$	200		300	mV	
V _{IN-DT}	Input power detection threshold	(Input power detected if $V_{IN} > V_{BAT} + V_{IN-DT}$) $V_{BAT} = 3.6V$, V_{IN} : $3.5V \rightarrow 4V$	55	80	140	mV	
V _{HYS-INDT}	Hysteresis on V _{IN-DT}	$V_{BAT} = 3.6V$, V_{IN} : $4V \rightarrow 3.5V$	20			mV	
t _{DGL(PGOOD)}	Deglitch time, input power detected status	Time measured from V_{IN} : $0V \rightarrow 5V$, $1\mu s$ rise-time to $\overrightarrow{PGOOD} = LO$		1.2		ms	
V _{OVP}	Input overvoltage protection threshold	VIN: 5V → 7V	6.4	6.6	6.8	V	
V _{HYS-OVP}	Hysteresis on OVP	VIN: 7V → 5V		240		mV	
t _{BLK(OVP)}	Input over-voltage blanking time			50		μS	
t _{REC(OVP)}	Input over-voltage recovery time	Time measured from $V_{\text{IN}}\!\!: 11V \to 5V~1\mu s$ fall-time to $\overline{\text{PGOOD}}$ = LO		1.2		ms	
ILIM, ISET	SHORT CIRCUIT TEST						
I _{SC}	Current source			1.3		mA	
V _{SC}				520		mV	
QUIESCEN	IT CURRENT						
I _{BAT(PDWN)}	Sleep current into BAT pin	CE = LO or HI, input power not detected, no load on OUT pin			6.5	μΑ	
	Ctondhy gurrant into INI nin	EN1= HI, EN2=HI, V _{IN} ≤ 6V		50	Δ		
I _{IN(STDBY)}	Standby current into IN pin	EN1= HI, EN2=HI, V _{IN} > 6V			200	μА	
I _{CC}	Active supply current, IN pin	$\overline{\text{CE}}$ = LO, V _{IN} = 6V, no load on OUT pin, V _{BAT} > V _{BAT(REG)} , (EN1,EN2) \neq (HI,HI)			1.5	mA	
POWER PA	АТН						
V _{DO(IN-OUT)}	$V_{IN} - V_{OUT}$	$V_{IN} = 4.3V$, $I_{IN} = 1A$, $V_{BAT} = 4.2V$		300	475	mV	
V _{DO(BAT} -	$V_{BAT} - V_{OUT}$	I _{OUT} = 1A, V _{IN} = 0V, V _{BAT} > 3V		50	100	mV	
	OUT his voltage regulation	$V_{IN} > V_{OUT} + V_{DO(IN-OUT)}$, $V_{BAT} < 3.2 \text{ V}$	3.3	3.4	3.5		
$V_{O(REG)}$	OUT pin voltage regulation (BQ24072T)	$V_{IN} > V_{OUT} + V_{DO(IN-OUT)}$, $V_{BAT} \ge 3.2 \text{ V}$	V _{BAT} + 150 mV	V _{BAT} + 225 mV	V _{BAT} + 270 mV	V	
	OUT pin voltage regulation (BQ24075T, BQ24079T)	V _{IN} > V _{OUT} + V _{DO(IN-OUT)}	5.4	5.5	5.6		
		EN1 = LO, EN2 = LO	90	95	100	mA	
I _{IN-MAX}	Maximum input current	EN1 = HI, EN2 = LO	450	475	500	mA	
		EN2 = HI, EN1 = LO		K _{ILIM} /R _{IL IM}		Α	
Manifestore in the state of		ILIM ≥ 500mA	1500	1600	1700	ΑΩ	
K _{ILIM}	Maximum input current factor	200mA < ILIM < 500mA 1330 151				ΑΩ	
I _{IN-MAX}	Programmable input current limit range	EN2 = HI, EN1 = LO, $R_{ILIM} = 8k\Omega$ to $1.1k\Omega$	200		1500	mA	
V _{IN-DPM}	Input voltage threshold when input current is reduced	EN2 = LO, EN1 = X	4.35	4.5	4.63	V	
V IN-DPM	current is reduced	LIVE - LO, LIVI - X	4.00	4.5	4.00		

Copyright © 2009–2019, Texas Instruments Incorporated



Electrical Characteristics (continued)

Over junction temperature range (0°C < T_J < 125°C) and the recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DPPM}	Output voltage threshold when	BQ24072T	V _{O(REG)} -180 mV	V _{O(REG)} –100 mV	$V_{O(REG)}$ $-30~\text{mV}$	V
DI I MI	charging current is reduced	BQ24075T, BQ24079T	4.2	4.3	4.4	
V _{BSUP1}	Enter battery supplement mode	VOUT falling, Supplement mode entered when $V_{OUT} < V_{BSUP1}$		V _{BAT} – 40mV		V
V _{BSUP2}	Exit battery supplement mode	VOUT rising, Supplement mode exited when V _{OUT} > V _{BSUP2}		V _{BAT} – 20mV		V
V _{O(SC1)}	Output short-circuit detection threshold, power-on		0.8	0.9	1.0	٧
V _{O(SC2)}	Output short-circuit detection threshold, supplement mode V _{BAT} – V _{OUT} > V _{O(SC2)} indicates short-circuit		200	250	300	mV
t _{DGL(SC2)}	Deglitch time, supplement mode short circuit			250		μS
t _{REC(SC2)}	Recovery time, supplement mode short circuit			60		ms
BATTERY (CHARGER		l			
I _{BAT(SC)}	Source current for BAT pin short- circuit detection		4	7.5	11	mA
V _{BAT(SC)}	BAT pin short-circuit detection threshold		1.6	1.8	2.0	٧
	5	BQ24072T, BQ24075T	4.16	4.20	4.24	.,
$V_{BAT(REG)}$	Battery charge voltage	BQ24079T	4.059	4.100	4.141	V
V_{LOWV}	Pre-charge to fast-charge transition threshold		2.9	3	3.1	V
t _{DGL1(LOWV)}	Deglitch time on pre-charge to fast- charge transition			25		ms
t _{DGL2(LOWV)}	Deglitch time on fast-charge to pre- charge transition			25		ms
I _{CHG}	Battery fast charge current range	$V_{BAT(REG)} > V_{BAT} > V_{LOWV}, V_{IN} = 5V, \overline{CE} = LO,$ EN1= LO, EN2 = HI	300		1500	mA
I _{CHG}	Battery fast charge current	CE = LO, EN1= LO, EN2 = HI, V _{BAT} > V _{LOWV} , V _{IN} = 5V, I _{IN-MAX} > I _{CHG} , no load on OUT pin, thermal loop not active, DPM loop not active		K _{ISET} /R _{ISET}		Α
K _{ISET}	Fast charge current factor		797	890	975	ΑΩ
I _{PRECHG}	Pre-charge current		I	K _{PRECHG} /R _{ISET}		Α
k _{PRECHG}	Pre-charge current factor	CE = LO, (EN1,EN2)≠(LO,LO), V _{BAT} > V _{RCH} , t < t _{MAXCH} , V _{IN} = 5V, DPM loop not active, thermal loop not active	0.09×I _{CHG}	0.1×I _{CHG}	0.11×I _{CHG}	
I _{TERM}	Charge current value for termination detection threshold	$\overline{\text{CE}}$ = LO, (EN1,EN2)=(LO,LO), $V_{\text{BAT}} \sim V_{\text{RCH}}$, t < t_{MAXCH} , V_{IN} = 5V, DPM loop not active, thermal loop not active	0.027×I _{CHG}	0.033×I _{CHG}	0.040×I _{CHG}	
t _{DGL(TERM)}	Deglitch time, termination detected			25		ms
V _{RCH}	Recharge detection threshold		V _{BAT(REG)} -140mV	V _{BAT(REG)} -100mV	$V_{BAT(REG)} -60 mV$	٧
t _{DGL(RCH)}	Deglitch time, recharge threshold detected			62.5		ms
t _{DGL(NO-IN)}	Delay time, input power loss to charger turn-off	VBAT = 3.6V. Time measured from V_{IN} : 5V \rightarrow 3.3V 1 μ s fall-time		20		ms
BAT(DET)	Sink current for battery detection		5	7.5	10	mA
DET	Battery detection timer			250		ms
BATTERY (CHARGING TIMERS					
PRECHG	Pre-charge safety timer value	TMR = floating	1440	1800	2160	S
t _{MAXCH}	Charge safety timer value	TMR = floating	14400	18000	21600	s
t _{PRECHG}	Pre-charge safety timer value(externally set)	18kΩ < RTMR < 72kΩ		R _{TMR} x K _{TMR}		s



Electrical Characteristics (continued)


Over junction temperature range (0° C < T_{J} < 125° C) and the recommended supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{MAXCH} Charge safety timer value (externally set)		18kΩ < RTMR < 72kΩ		10 x R _{TMR} x K _{TMR}		s
K _{TMR}	Timer factor		35	45	55	s/kΩ
BATTERY -	- PACK NTC MONITOR					
V _{HOT}	High temperature trip point	Battery charging	12	12.5	13	% of V _{IN}
V _{HYS(HOT)}	Hysteresis on high trip point	Battery charging		1		% of V _{IN}
V _{COLD}	Low temperature trip point	Battery charging	24.5	25	25.5	% of V _{IN}
V _{HYS(COLD)}	Hysteresis on low trip point	Battery charging		1		% of V _{IN}
t _{DGL(TS)}	Deglitch time, pack temperature fault detection	Battery charging		50		ms
THERMAL	REGULATION					
T _{J(REG)}	Temperature Regulation Limit			125		°C
T _{J(OFF)}	Thermal shutdown temperature			155		°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
LOGIC LEV	ELS ON EN1, EN2, CE, SYSOFF, TD					
V _{IL}	Logic LOW input voltage		0		0.4	V
V _{IH}	Logic HIGH input voltage		1.4		6.0	V
I _{IL}					1	μΑ
I _{IH}					10	μΑ
LOGIC LEV	ELS ON PGOOD, CHG					
V _{OL}	Output LOW voltage	I _{SINK} = 5 mA			0.4	>

TEXAS INSTRUMENTS

8.6 Typical Characteristics

 $V_{IN} = 6 \text{ V}$, EN1 = 1, EN2 = 0, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.




Temperature



Typical Characteristics (continued)

 V_{IN} = 6 V, EN1 = 1, EN2 = 0, T_A = 25°C, unless otherwise noted.







Figure 7. BQ24075T BAT Regulation Voltage vs Temperature

Figure 8. BQ24079T Battery Regulation Voltage vs
Temperature







Figure 9. Overvoltage ProtectionThreshold vs Temperature

Figure 10. Input Current Limit vs Input Voltage







Figure 11. Fastcharge Current vs Battery Voltage

Figure 12. Fastcharge Current vs Battery Voltage



Typical Characteristics (continued)

 $V_{IN} = 6 \text{ V}$, EN1 = 1, EN2 = 0, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.






Figure 13. Fastcharge Current vs Battery Voltage

Figure 14. Precharge Current vs Battery Voltage




9 Detailed Description

9.1 Overview

The BQ2407x devices are integrated Li-lon linear chargers and system power path management devices targeted at space-limited portable applications. The device powers the system while simultaneously and independently charging the battery. This feature reduces the number of charge and discharge cycles on the battery, allows for proper charge termination and enables the system to run with a defective or absent battery pack. It also allows instant system turn-on even with a totally discharged battery. The input power source for charging the battery and running the system can be an AC adapter or a USB port. The devices feature Dynamic Power Path Management (DPPM), which shares the source current between the system and battery charging, and automatically reduces the charging current if the system load increases. When charging from a USB port, the input dynamic power management (V_{IN-DPM}) circuit reduces the input current if the input voltage falls below a threshold, preventing the USB port from crashing. The power-path architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Undervoltage Lockout (UVLO)

The BQ2407X family remains in power down mode when the input voltage at the IN pin is below the undervoltage threshold (UVLO). During the power down mode the host commands at the control inputs (CE, EN1 and EN2) are ignored. The Q1 FET connected between IN and OUT pins is off, and the status outputs, CHG and PGOOD, are high impedance. The Q2 FET that connects BAT to OUT is ON. (If SYSOFF is high, Q2 is off). During power down mode, the VOUT(SC2) circuitry is active and monitors for overload conditions on OUT.

9.3.2 Overvoltage Protection (OVP)

The BQ2407xT accepts inputs up to 28V without damage. Additionally, an overvoltage protection (OVP) circuit is implemented that shuts off the internal LDO and discontinues charging when $V_{IN} > V_{OVP}$ for a period longer than $t_{DGL(OVP)}$. When in OVP, the system output (OUT) is connected to the battery and PGOOD is high impedance. Once the OVP condition is removed, a new power on sequence starts (See the *POWER ON* section). The safety timers are reset and a new charge cycle will be indicated by the CHG output.

9.3.3 Dynamic Power-Path Management

The BQ2407xT features an OUT output that powers the external load connected to the battery. This output is active whenever a source is connected to IN or BAT. The following sections discuss the behavior of OUT with a source connected to IN to charge the battery and a battery source only.

9.3.4 Battery Charging

Set $\overline{\text{CE}}$ low to initiate battery charging. First, the device checks for a short-circuit on the BAT pin by sourcing $I_{\text{BAT}(SC)}$ to the battery and monitoring the voltage. When the BAT voltage exceeds $V_{\text{BAT}(SC)}$, the battery charging continues. The battery is charged in three phases: conditioning pre-charge, constant current fast charge (current regulation) and a constant voltage tapering (voltage regulation). In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.




Figure 15. Typical Charging Cycle



Figure 15 illustrates a normal Li-Ion charge cycle using the BQ2407xT. In the pre-charge phase, the battery is charged at with the pre-charge current (I_{PRECHG}). Once the battery voltage crosses the V_{LOWV} threshold, the battery is charged with the fast-charge current (I_{CHG}). As the battery voltage reaches $V_{BAT(REG)}$, the battery is held at a constant voltage of $V_{BAT(REG)}$ and the charge current tapers off as the battery approaches full charge. When the battery current reaches I_{TERM} , the \overline{CHG} pin indicates *charging done* by going high-impedance.

Note that termination detection is disabled whenever the charge rate is reduced because of the actions of the thermal loop, the DPPM loop or the V_{IN-DPM} loop.

The value of the fast-charge current is set by the resistor connected from the ISET pin to VSS, and is given by Equation 1.

$$I_{CHG} = K_{ISET} / R_{ISET}$$
 (1)

The charge current limit is adjustable up to 1.5A. The valid resistor range is 590Ω to $3~k\Omega$. Note that if I_{CHG} is programmed as greater than the input current limit, the battery will not charge at the rate of I_{CHG} , but at the slower rate of $I_{IN(MAX)}$ (minus the load current on the OUT pin, if any). In this case, the charger timers will be proportionately slowed down.

9.3.5 Charge Current Translator

When the charger is enabled, internal circuits generate a current proportional to the charge current at the ISET input. The current out of ISET is 1/400 ($\pm 10\%$) of the charge current. This current, when applied to the external charge current programming resistor, R_{ISET} , generates an analog voltage that can be monitored by an external host to calculate the current sourced from BAT.

$$V_{ISET} = I_{CHARGE} / 400 \times R_{ISET}$$
 (2)






Figure 16. Battery Charging Flow Diagram



9.3.6 Battery Detection and Recharge

The BQ2407xT automatically detects if a battery is connected or removed. Once a charge cycle is complete, the battery voltage is monitored. When the battery voltage falls below V_{RCH} , the battery detection routine is run. During battery detection, current ($I_{BAT(DET)}$) is pulled from the battery for a duration t_{DET} to see if the voltage on BAT falls below V_{LOWV} . If not, charging begins. If it does, then it indicates that the battery is missing or the protector is open. Next, the precharge current is applied for t_{DET} to close the protector if possible. If $V_{BAT} < V_{RCH}$, then the protector is closed and charging is initiated. If $V_{BAT} > V_{RCH}$, then the battery is determined to be missing and the detection routine continues.

9.3.7 Termination Disable (TD Input, BQ24072T)

The BQ24072T contains a TD input that allows termination to be enabled/ disabled. Connect TD to a logic high to disable charge termination. When termination is disabled, the device goes through the pre-charge, fast-charge and CV phases, then remains in the CV phase. During the CV phase, the charger maintains the output voltage at BAT equal to $V_{BAT(REG)}$, and charging current does not terminate. The charge current is set by I_{CHG} or I_{IN} max, whichever is less. Battery detection is not performed. The \overline{CHG} output is high impedance once the current falls below I_{TERM} and does not go low until the input power or \overline{CE} are toggled. When termination is disabled, the precharge and fast-charge safety timers are also disabled.

9.3.8 Battery Disconnect (SYSOFF Input)

The BQ24075T and BQ24079T feature a SYSOFF input that allows the user to turn the FET Q2 off and disconnect the battery from the OUT pin. This is useful for disconnecting the system load from the battery, factory programming where the battery is not installed or for host side impedance track fuel gauging, such as BQ27500, where the battery open circuit voltage level must be detected before the battery charges or discharges. The $\overline{\text{CHG}}$ output remains low when SYSOFF is high. Connect SYSOFF to VSS, to turn Q2 on for normal operation. SYSOFF is internally pulled to VBAT through ~5 M Ω resistor.

9.3.9 Dynamic Charge Timers (TMR Input)

The BQ2407xT devices contain internal safety timers for the pre-charge and fast-charge phases to prevent potential damage to the battery and the system. The timers begin at the start of the respective charge cycles. The timer values are programmed by connecting a resistor from TMR to VSS. The resistor value is calculated using the following equation:

 $t_{PRECHG} = K_{TMR} \times R_{TMR}$ $t_{MAXCHG} = 10 \times K_{TMR} \times R_{TMR}$

Leave TMR unconnected to select the internal default timers. Disable the timers by connecting TMR to VSS.

Note that timers are suspended when the device is in thermal shutdown, and the timers are slowed proportionally to the charge current when the device enters thermal regulation.

- 1. During the fast charge phase, several events increase the timer durations.
- 2. The system load current activates the DPPM loop which reduces the available charging current
- 3. The input current is reduced because the input voltage has fallen to V_{IN-DPM}
- 4. The device has entered thermal regulation because the IC junction temperature has exceeded T_{J(REG)}

During each of these events, the internal timers are slowed down proportionately to the reduction in charging current. For example, if the charging current is reduced by half for two minutes, the timer clock is reduced to half the frequency and the counter counts half as fast resulting in only one minute of "counting" time.

If the precharge timer expires before the battery voltage reaches V_{LOWV} , the BQ2407xT indicates a fault condition. Additionally, if the battery current does not fall to I_{TERM} before the fast charge timer expires, a fault is indicated. The \overline{CHG} output flashes at approximately 2 Hz to indicate a fault condition. The fault condition is cleared by toggling \overline{CE} or the input power, entering/ exiting USB suspend mode, or an OVP event.



9.3.10 Status Indicators (PGOOD, CHG)

The BQ2407xT contains two open-drain outputs that signal its status. The \overline{PGOOD} output signals when a valid input source is connected. \overline{PGOOD} is low when $(V_{BAT} + V_{IN(DT)}) < V_{IN} < V_{OVP}$. When the input voltage is outside of this range, \overline{PGOOD} is high impedance.

The charge cycle after power-up, $\overline{\text{CE}}$ going low, or exiting OVP is indicated with the $\overline{\text{CHG}}$ output on (low - LED on), whereas all refresh (subsequent) charges will result in the $\overline{\text{CHG}}$ output off (open – LED off). In addition, the CHG signals timer faults by flashing at approximately 2 Hz.

Table 2. PGOOD Status Indicator

INPUT STATE	PGOOD OUTPUT
$V_{IN} < V_{UVLO}$	Hi impedance
$V_{UVLO} < V_{IN} < V_{IN(DT)}$	Hi impedance
$V_{IN(DT)} < V_{IN} < V_{OVF}$	Low
V _{IN} < V _{OVP}	Hi impedance

Table 3. CHG Status Indicator

CHARGE STATE	CHG OUTPUT
Charging	Low (for first charge cycle)
Charging suspended by thermal loop, or DPPM loop	Low (for first charge cycle)
Safety timers expired	Flashing at 2 Hz
Charging done	
Recharging after termination	Hiimadaaa
IC disabled or no valid input power	Hi impedance
Battery absent	

9.3.11 Thermal Regulation and Thermal Shutdown

The BQ2407xT contain a thermal regulation loop that monitors the die temperature. If the temperature exceeds $T_{J(REG)}$, the device automatically reduces the charging current to prevent the die temperature from increasing further. In some cases, the die temperature continues to rise despite the operation of the thermal loop, particularly under high V_{IN} and heavy OUT system load conditions. Under these conditions, if the die temperature increases to $T_{J(OFF)}$, the input FET Q1 is turned OFF. FET Q2 is turned ON to ensure that the battery still powers the load on OUT. Once the device die temperature cools by $T_{J(OFF-HYS)}$, the input FET Q1 is turned on and the device returns to thermal regulation. Continuous overtemperature conditions result in a "hiccup" mode. During thermal regulation, the safety timers are slowed down proportionately to the reduction in current limit.

Note that this feature monitors the die temperature of the BQ2407xT. This is not synonymous with ambient temperature. Self heating exists due to the power dissipated in the IC because of the linear nature of the battery charging algorithm and the LDO associated with OUT. A modified charge cycle with the thermal loop active is shown in Figure 17. Battery termination is disabled during thermal regulation.






Figure 17. Charge Cycle Modified by Thermal Loop

9.3.12 Battery Pack Temperature Monitoring

The BQ2407xT features an external battery pack temperature monitoring input. The TS input connects to the NTC thermistor in the battery pack to monitor battery temperature and prevent dangerous over-temperature conditions. During charging, the voltage at TS is continuously monitored. If, at any time, the voltage at TS is outside of the operating range (V_{COLD} to V_{HOT}), charging is suspended. The timers maintain their values but suspend counting. When the voltage measured at TS returns to within the operation window, charging is resumed and the timers continue counting. When charging is suspended due to a battery pack temperature fault, the \overline{CHG} output remains low and continues to indicate charging.

$$R6 = \frac{\frac{V_{IN}}{V_{COLD}} - 1}{\frac{1}{R7} + \frac{1}{RCOLD}}$$

$$R7 = \frac{V_{IN} \times RCOLD \times RHOT \times \left[\frac{1}{V_{COLD}} - \frac{1}{V_{HOT}}\right]}{RHOT \times \left[\frac{V_{IN}}{V_{HOT}} - 1\right] - RCOLD \times \left[\frac{V_{IN}}{V_{COLD}} - 1\right]}$$

$$(4)$$



Where:

$$V_{COLD} = 0.25 X V_{IN}$$

 $V_{HOT} = 0.125 X V_{IN}$

RHOT is the expected thermistor resistance at the programmed hot threshold, RCOLD is the expected thermistor resistance at the programmed cold threshold. If the value of R6 is less than 100 k Ω , R8 must be added to protect the IC from 28V inputs. If R6 is greater than 100 k Ω , R8 does not need to be used.




Figure 18. NTC Monitoring Function

For applications that do not require the TS monitoring function, set R6 = 200 k Ω and R7 = 49.9 k Ω to set the TS voltage at a valid level and maintain charging.

9.4 Device Functional Modes

9.4.1 Input Source Connected (Adapter or USB)

With a source connected, the dynamic power-path management (DPPM) circuitry of the BQ2407xT monitors the input current continuously. The OUT output for the BQ24075T and BQ24079T is regulated to a fixed voltage (V_{O(REG)}). For the BQ24072T, OUT is regulated to 225 mV above the voltage at BAT. If the BAT voltage is less than 3.2 V, OUT is clamped to 3.4 V. This allows for proper startup of the system load even with a discharged battery. The current into IN is shared between charging the battery and powering the system load at OUT. The BQ2407xT has internal selectable current limits of 100 mA (USB100) and 500 mA (USB500) for charging from USB ports, as well as a resistor-programmable input current limit.

The BQ2407xT is USB IF compliant for the inrush current testing. The USB spec allows up to 10 μF to be hard started, which establishes 50_uC as the maximum inrush charge value when exceeding 100 mA. The input current limit for the BQ2407xT prevents the input current from exceeding this limit, even with system capacitances greater than 10 µF. Note that the input capacitance to the device must be selected small enough to prevent a violation (<10 μF), as this current is not limited. Figure 19 demonstrates the startup of the BQ2407xT and compares it to the USB-IF specification.






Figure 19. USB-IF Inrush Current Test

The input current limit selection is controlled by the state of the EN1 and EN2 pins as shown in Table 1. When using the resistor-programmable current limit, the input current limit is set by the value of the resistor connected from the ILIM pin to VSS, and is given by the equation:

$$II_{N-MAX} = K_{ILIM} / R_{ILIM}$$
 (5)

The input current limit is adjustable up to 1.5 A. The valid resistor range is 1.07 k Ω to 7.5 k Ω .

When the IN source is connected, priority is given to the system load. The DPPM and Battery Supplement modes are used to maintain the system load. Figure 21 illustrates an example of the DPPM and supplement modes. These modes are explained in detail in the following sections.

9.4.1.1 Input DPM Mode (V_{IN-DPM})

The BQ2407xT uses the $V_{\text{IN-DPM}}$ mode for operation from current-limited USB ports. When EN1 and EN2 are configured for USB100 (EN2=0, EN1=0) or USB500 (EN2=0, EN1=1) modes, the input voltage is monitored. If V_{IN} falls to $V_{\text{IN-DPM}}$, the input current limit is reduced to prevent the input voltage from falling further. This prevents the BQ2407xT from crashing poorly designed or incorrectly configured USB sources. Figure 20 shows the $V_{\text{IN-DPM}}$ behavior to a current limited source. In this figure, the input source has a 400 mA current limit and the device is in USB500 mode (EN1=1, EN2=0).




Figure 20. V_{IN-DPM} Mode

9.4.1.2 DPPM Mode

When the sum of the charging and system load currents exceeds the maximum input current (programmed with EN1, EN2 and ILIM pins), the voltage at OUT decreases. Once the voltage on the OUT pin falls to V_{DPPM}, the BQ2407xT enters DPPM mode. In this mode, the charging current is reduced as the OUT current increases in order to maintain the system output. Battery termination is disabled while in DPPM mode.

9.4.1.3 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at OUT reduces further. When the OUT voltage drops below the V_{BSUP1} threshold, the battery supplements the system load. The battery stops supplementing the system load when the voltage at OUT rises above the V_{BSUP2} threshold.

During supplement mode, the battery supplement current is not regulated (BAT-FET is fully on), however there is a short circuit protection circuit built in. demonstrate supplement mode. If during battery supplement mode, the voltage at OUT drops $V_{O(SC2)}$ below the BAT voltage, the OUT output is turned off if the overload exists after $t_{DGL(SC2)}$. The short circuit recovery timer then starts counting. After $t_{REC(SC2)}$, OUT turns on and attempts to restart. If the short circuit remains, OUT is turned off and the counter restarts. Battery termination is disabled while in supplement mode.






Figure 21. BQ24075T, '79T DPPM and Battery Supplement Modes (V_{OREG} = 5.5 V, V_{BAT} = 3.6 V)




Figure 22. BQ24072T DPPM and Battery Supplement Modes ($V_{OREG} = V_{BAT} + 225 \text{ mV}, V_{BAT} = 3.6 \text{ V}$)



9.4.2 Input Source Not Connected

When no source is connected to the IN input, OUT is powered strictly from the battery. During this mode the current into OUT is not regulated, similar to Battery Supplement Mode, however the short circuit circuitry is active. If the OUT voltage falls below the BAT voltage by 250 mV for longer than $t_{DGL(SC2)}$, OUT is turned off. The short circuit recovery timer then starts counting. After $t_{REC(SC2)}$, OUT turns on and attempts to restart. If the short circuit remains, OUT is turned off and the counter restarts. This ON/OFF cycle continues until the overload condition is removed.



10 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


10.1 Application Information

The BQ2407xT series of devices are integrated Li-ion linear chargers and system power path management devices targeted at space-limited portable applications.

10.2 Typical Applications

10.2.1 Using the BQ24075T, BQ24079T to Disconnect the Battery from the System

The BQ24075T and BQ24079T are designed for applications that require the input supply to be passed through to the output (OUT). For these devices, the OUT regulation threshold is set to 5.5 V. for applications with a typical regulation on the adapter of 5 V, the main LDO in the BQ24075T and BQ24079T operates in dropout mode so that OUT is as high as possible to supply downstream devices. The input OVP and regulation threshold on OUT protect downstream devices from faulty or incorrect adapters. The BQ24075T and BQ24079T also contain a SYSOFF input that disconnects the OUT output from the battery to prevent standby loads from draining the battery during long storage intervals. See the "System ON/OFF" section for more details.



NOTE: V_{IN} = UVLO to V_{OVP} , $I_{FASTCHG}$ = 800mA, $I_{IN(MAX)}$ = 1.35A, Battery Temperature Charge Range = 0°C to 50°C, 6.25 hour Fastcharge Safety Timer

Figure 23. Using the BQ24075T, BQ24079T to Disconnect the Battery from the System

10.2.1.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current of approximately 800 mA; ISET pin 16
- Input Current Limit = 1.35 A; ILIM pin 12
- Safety timer duration, Fast-Charge = 6.25 hours; TMR pin 14
- Battery Temperature Sense = 10 kΩ; NTC (103AT-2), 0°C to 50°C Operation

Copyright © 2009–2019, Texas Instruments Incorporated

Submit Documentation Feedback



Typical Applications (continued)

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Program the Fast Charge Current (ISET):

- R_{ISET} = K_{ISET} / I_{CHG}
- K_{ISET} = 890 AΩ; from the *Electrical Characteristics* table
- $R_{ISFT} = 890 \text{ A}\Omega / 0.8 \text{ A} = 1.1125 \text{ k}\Omega$
- Select the closest standard value, which for this case is 1.13 k Ω . Connect this resistor between ISET (pin 16) and V_{SS} .

10.2.1.2.2 Program the Input Current Limit (ILIM):

- $R_{ILIM} = K_{ILIM} / I_{IN(MAX)}$
- $K_{IIIM} = 1600 \text{ A}\Omega$; from the *Electrical Characteristics* table
- $R_{ISFT} = 1600 \text{ A}\Omega / 1.35 \text{ A} = 1.19 \text{ k}\Omega$
- Select the closest standard value, which for this case is 1.18 k Ω . Connect this resistor between ILIM (pin 12) and V_{SS} .

10.2.1.2.3 Program 6.25-hour Fast-Charge Safety Timer (TMR):

- $R_{TMR} = t_{MAXCHG} / (10 \times K_{TMR})$
- $K_{TMR} = 45 \text{ s/k}\Omega$ from the *Electrical Characteristics* table.
- $R_{TMR} = (6.25 \text{ hr} \times 3600 \text{ s/hr}) / (10 \times 45 \text{ s/k}\Omega) = 46.8 \text{k}\Omega;$
- Select the closest standard value, which for this case is 46.4 k Ω . Connect this resistor between TMR (pin 2) and V_{SS} .

10.2.1.2.4 TS Function:

Using a 10 k Ω NTC thermistor in the battery pack (103AT-2). Connect a resistor divider from V_{IN} to V_{SS} with the thermistor and TS connected to the center tap (R6 and R7 in Figure 23).

- R_{HOT} = 4.086 kΩ; 50°C threshold from NTC data sheet
- R_{COLD} = 28.16 kΩ; 0°C threshold from NTC data sheet
- $V_{COLD} = 0.25 \text{ x } V_{IN} = 0.25 \text{ x } 5 \text{ V} = 1.25 \text{ V}$
- $V_{HOT} = 0.125 \times V_{IN} = 0.125 \times 5 \times V = 0.625 \times V$

$$R7 = \frac{V_{IN} \times RCOLD \times RHOT \times \left[\frac{1}{V_{COLD}} - \frac{1}{V_{HOT}}\right]}{RHOT \times \left[\frac{V_{IN}}{V_{HOT}} - 1\right] - RCOLD \times \left[\frac{V_{IN}}{V_{COLD}} - 1\right]} = \frac{5 \times 28160 \times 4086 \times \left[\frac{1}{1.25} - \frac{1}{0.625}\right]}{4086 \times \left[\frac{5}{0.625} - 1\right] - 28160 \times \left[\frac{5}{1.25} - 1\right]} = 8.236k\Omega$$
(6)

$$R6 = \frac{\frac{V_{IN}}{V_{COLD}} - 1}{\frac{1}{R7} + \frac{1}{RCOLD}} = \frac{\frac{5}{1.25} - 1}{\frac{1}{8250} + \frac{1}{28160}} = 19.14k\Omega$$
(7)

Since the calculated values for R6 is less than 100 k Ω , a 100 k Ω resistor for R8 must be used. Choose the closest standard values, which for this case are R7 = 8.25 k Ω and R6 = 19.1 k Ω .

For applications that do not require the TS monitoring function, set R6 = 200 k Ω and R7 = 49.9 k Ω to set the TS voltage at a valid level and maintain charging.

10.2.1.2.5 CHG and PGOOD LED Status:

Connect a 1.5 k Ω resistor in series with a LED between OUT and \overline{CHG} to indicate charging status. Connect a 1.5 k Ω resistor in series with a LED between OUT and \overline{PGOOD} to indicate when a valid input source is connected.



Typical Applications (continued)

10.2.1.2.6 Processor Monitoring Status:

Connect a pullup resistor (on the order of 100 k Ω) between the processor power rail and \overline{CHG} and PGOOD.


10.2.1.2.7 System ON/OFF (SYSOFF):

Connect SYSOFF high to disconnect the battery from the system load. Connect SYSOFF low for normal operation.

10.2.1.2.8 Selecting IN, OUT and BAT Capacitors


In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input, output and battery pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed high input voltage sources (bad adapters or wrong adapters), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16 V capacitor may be adequate for a 30 V transient (verify tested rating with capacitor manufacturer).

10.2.1.3 Application Curves



TEXAS INSTRUMENTS

Typical Applications (continued)





Typical Applications (continued)

10.2.2 BQ24072T in a Host Controlled Charger Application

The BQ24072T is designed for applications that require a lower regulation on the system rail. For BQ24072T, the OUT regulation threshold is set to VBAT + 225 mV. The lower regulation point protects downstream devices from the higher voltage on the supply. Additionally, the lower difference between the BAT and OUT outputs decreases the voltage drop during supplement events. The BQ24072T also contains a TD input that enables/disables the termination function. See the *Termination Disable*: section for more details.




Figure 33. Using BQ24072T in a Host Controlled Charger Application

10.2.2.1 Design Requirements

Refer to the *Design Requirements* for the Design Requirements.

10.2.2.2 Detailed Design Procedures

Refer to the Detailed Design Procedure for the Detailed Design Procedures.


10.2.2.2.1 Termination Disable:

Connect TD high to disable termination. Connect TD low to enable termination.



Typical Applications (continued)

10.2.2.3 Application Curves





11 Power Supply Recommendations

11.1 Power On

When VIN exceeds the UVLO threshold, the BQ2407xT powers up. While V_{IN} is below $V_{BAT} + V_{IN(DT)}$, the host commands at the control inputs (\overline{CE} , $\overline{EN}1$ and $\overline{EN}2$) are ignored. The Q1 FET connected between IN and OUT pins is off, and the status outputs \overline{CHG} and \overline{PGOOD} are high impedance. The Q2 FET that connects BAT to OUT is ON. (If SYSOFF is high, Q2 is off). During this mode, the $V_{OUT(SC2)}$ circuitry is active and monitors for overload conditions on OUT.

Once V_{IN} rises above $V_{BAT} + V_{IN(DT)}$, \overline{PGOOD} is driven low to indicate the valid power status and the \overline{CE} , EN1, and EN2 inputs are read. The device enters standby mode if (EN1 = EN2 = HI) or if an input overvoltage condition occurs. In standby mode, Q1 is OFF and Q2 is ON so OUT is connected to the battery input. (If SYSOFF is high, FET Q2 is off). During this mode, the $V_{OUT(SC2)}$ circuitry is active and monitors for overload conditions on OUT.

When the input voltage at IN is within the valid range: $V_{IN} > UVLO$ **AND** $V_{IN} > V_{BAT} + V_{IN(DT)}$ **AND** $V_{IN} < V_{OVP}$, and the EN1 and EN2 pins indicate that the USB suspend mode is not enabled [(EN1, EN2) \neq (HI, HI)] all internal timers and other circuit blocks are activated. The device then checks for short-circuits at the ISET and ILIM pins. If no short conditions exists, the device switches on the input FET Q1 with a 100mA current limit to checks for a short circuit at OUT. When V_{OUT} is above V_{SC} , the FET Q1 switches to the current limit threshold set by EN1, EN2 and R_{ILIM} and the device enters into the normal operation. During normal operation, the system is powered by the input source (Q1 is regulating), and the device continuously monitors the status of \overline{CE} , EN1 and EN2 as well as the input voltage conditions.




Figure 36. Startup Flow Diagram



Power On (continued)

11.1.1 Half-Wave Adapters

Some adapters implement a half rectifier topology, which causes the adapter output voltage to fall below the battery voltage during part of the cycle. To enable operation with adapters under those conditions, the BQ2407xT family keeps the charger on for at least 20 msec (typical) after the input power puts the part in sleep mode. This feature enables use of external adapters using 50 Hz networks. The input must not drop below the UVLO voltage for the charger to work properly. Thus, the battery voltage should be above the UVLO to help prevent the input from dropping out. Additional input capacitance may be needed.

When the input is between V_{UVLO} and $V_{IN(DT)}$, the device enters sleep mode. After entering sleep mode for 20 ms the internal FET connection between the IN and OUT pin is disabled and pulling the input to ground will not discharge the battery, other than the leakage on the BAT pin. If one has a full 1000mAHr battery and the leakage is 10 μ A, then it would take 1000 mAHr/10 μ A = 100000 hours (11.4 years) to discharge the battery. The battery 's self discharge is typically 5 times higher than this.



12 Layout

12.1 Layout Guidelines

- 1. To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the BQ2407xT, with short trace runs to both IN, OUT and GND (thermal pad).
- 2. All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- 3. The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.

The BQ2407xT family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. Full PCB design guidelines for this package are provided in *QFN and SON PCB Attachment Application Report*.

12.2 Layout Example




Figure 37. BQ2407xT Layout



12.3 Thermal Package

The BQ2407xT family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to V_{SS} . Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note. The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient).

The mathematical expression for θ_{JA} is: = $(T_J - T) / P$

Where:

- T_{.1} = chip junction temperature
- T = ambient temperature
- P = device power dissipation
- Factors that can influence the measurement and calculation of θ_{JA} include
- Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to 3.4 V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4 V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from Equation 8 when a battery pack is being charged:

$$P = [V_{IN} - V_{OUT}] \times [I_{OUT} + I_{BAT}] + [V_{OUT} - V_{BAT}] \times I_{BAT}$$
(8)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC still performs as described, if the thermal loop is always active.



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
BQ24072T	Click here	Click here	Click here	Click here	Click here
BQ24075T	Click here	Click here	Click here	Click here	Click here
BQ24079T	Click here	Click here	Click here	Click here	Click here

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2009–2019, Texas Instruments Incorporated





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24072TRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PAP	Samples
BQ24072TRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PAP	Samples
BQ24075TRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OEC	Samples
BQ24075TRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OEC	Samples
BQ24079TRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OED	Samples
BQ24079TRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OED	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 16-Feb-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24072TRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24072TRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24072TRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24075TRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24075TRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24079TRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24079TRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 16-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24072TRGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
BQ24072TRGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
BQ24072TRGTT	VQFN	RGT	16	250	210.0	185.0	35.0
BQ24075TRGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
BQ24075TRGTT	VQFN	RGT	16	250	210.0	185.0	35.0
BQ24079TRGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
BQ24079TRGTT	VQFN	RGT	16	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated