





BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 Functional Safety-Compliant Automotive 16S/14S/12S Battery Monitor, Balancer and Integrated Hardware Protector

## 1 Features

TEXAS

INSTRUMENTS

- Qualified for automotive applications
- AEC-Q100 Qualified with the following results:
  - Device temperature grade 1: –40°C to +125°C ambient operating temperature range
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- Functional Safety-Compliant
  - Developed for functional safety applications
  - Documentation to aid ISO 26262 system design
  - Systematic capability up to ASIL D
  - Hardware capability up to ASIL D
- +/- 1.5mV ADC accuracy
- Pin-package and software compatible device family:
  - Stackable monitor 16S (BQ79616-Q1, BQ79656-Q1), 14S (BQ79614-Q1, BQ79654-Q1), and 12S (BQ79612-Q1, BQ79652-Q1)
  - Standalone monitor 48 V system (BQ75614-Q1)
- Built-in redundancy path for voltage and temperature diagnostics
- Highly accurate cell voltage measurements within 128 µs for all cell channels
- Integrated post-ADC configurable digital low-pass filters
- Supports bus bar connection and measurement
- Built-in host-controlled hardware reset to emulate POR-like device reset
- Supports internal cell balancing
  - Balancing current at 240 mA
  - Built-in balancing thermal management with automatic pause and resume control
- Isolated differential daisy chain communication with optional ring architecture
- Embedded fault signal and heartbeat through communication line
- UART/SPI host interface/communication bridge device BQ79600-Q1
- Built-in SPI master

## **2** Applications

- Battery Management System (BMS) in hybrid and electric powertrain systems
- Energy storage battery packs with Battery Management Systems


## **3 Description**

BQ79612-Q1, BQ79614-Q1 and BQ79616-Q1 provide high-accuracy cell voltage measurements in less than 200 µs for 12S, 14S and 16S battery modules in high-voltage battery management systems in HEV/EV. The family of monitors offers different channel options in the same package type, providing pinto-pin compatibility and supporting high reuse of the established software and hardware across any platform. The integrated front-end filters enable the system to implement with simple, low voltage rating, differential RC filters on the cell input channels. The integrated, post-ADC, low-pass filters enable filtered, DC-like, voltage measurements for better state of charge (SOC) calculation. This device supports autonomous internal cell balancing with temperature monitoring to auto-pause and resume balancing to avoid an overtemperature condition.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)							
BQ79612-Q1									
BQ79614-Q1	HTQFP (64-pin)	10.00 mm × 10.00 mm							
BQ79616-Q1									

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified System Diagram



## **Table of Contents**

1	Features1	
2	Applications1	
3	Description1	
4	Revision History	
5	Description (continued)4	
6	Device Comparison Table5	
7	Pin Configuration and Functions	i.
8	Specifications11	
	8.1 Absolute Maximum Ratings 11	
	8.2 ESD Ratings11	
	8.3 Recommended Operating Conditions11	
	8.4 Thermal Information12	
	8.5 Electrical Characteristics12	
	8.6 Timing Requirements17	1
	8.7 Typical Characteristics	
9	Detailed Description	
	9.1 Overview	
	9.2 Functional Block Diagram22	
	9.3 Feature Description	

9.4 Device Functional Modes	103
9.5 Register Maps	112
10 Application and Implementation	
10.1 Application Information	
10.2 Typical Applications	
11 Power Supply Recommendations	
12 Layout	
12.1 Layout Guidelines	
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Device Support	
13.2 Receiving Notification of Documentation Upd	
13.3 Support Resources	
13.4 Trademarks	211
13.5 Electrostatic Discharge Caution	
13.6 Glossary	
14 Mechanical, Packaging, and Orderable	
Information	

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	nanges from Revision C (June 2021) to Revision D (September 2022)	Page
•	Changed from Restricted to Public	1
•	Additional supply current when TSREF is enabled	12
•	DVDD output voltage	12
•	NEG5V pin voltage	12
•	Diagnostic measurements resolution	
•	Added paragraph to Section 9.3.1.2	24
•	Changed 380µs to 1.35ms in Section 9.3.1.6	
•	Added Note to Section 9.3.2.1.3.1	
•	Deleted as in the Main ADC path and added Note to Section 9.3.2.2.1.1	32
•	Changed text in Section 9.3.2.3	
•	Changed latch to load in Section 9.3.3.3.3	
•	Added text to Section 9.3.5	
•	Changed above to below in Figure 9-23	
•	Changed Figure 9-25 to show response frame start time is after TX_HOLF_OFF expiration time	
•	Changed Read to Write in Table 9-9	
•	Changed Figure 9-27 to the correct bit-width per byte	
•	Added $t_{prog_otp}$ = 100ms and During this time no data communications is allowed to step 4 in Table 9-26	80
•	Changed BQ79606-Q1 to BQ7961X-Q1 in Section 9.3.6.4	
•	Deleted Rcb resistor in Figure 9-56	
•	Multiple bits in Section 9.5.4.3.11 updated with Bit is self-cleared and added text	
•	Changed bit setting 11 to Reserved in Section 9.5.4.5.1	
•	Changed bit 6 to Reserved and changed bit 5 to 0 = Dynamic Alignment in Section 9.5.4.5.8	
•	Added sourced from TSREF regulator voltage and Default Reset setting 4% to COOLOFF[2:0] and sour	
	from TSREF regulator voltage and Default Reset setting 24% to OTCB_THR[3:0] in Section 9.5.4.7.5	
•	Added This bit is self clearing to BAL_TIME_GO in Section 9.5.4.7.8	
•	Added sourced from TSREF regulator voltage. and Default Reset setting 80% to UT_THR[2:0] and sourced	
	from TSREF regulator voltage. and Default Reset setting 39% to OT_THR[4:0] in Section 9.5.4.8.5	
•	Updated correct register names in Section 9.5.4.13.3	
•	Added Note to UART_MIRROR_EN in Section 9.5.4.14.2	178



•	Changed cap value to 2.2 µF and fixed isolator pinout in Figure 10-1	191
	Changed content, Figure 10-7, Figure 10-8, and Figure 10-9 in Section 10.2.1.2.7.2	
•	Changed cap values to 2.2 µF in Figure 10-11	.200
	Changed Figure 12-3	

## Changes from Revision B (April 2021) to Revision C (June 2021)

#### Page

•	Changed BQ79614-Q1 and BQ79612-Q1 from Product Preview to Production Data	1
_		_

Changes from Revision A (December 2020) to Revision B (April 2021)	Page
• Added <sup>(2) (3)</sup>	11
Added <sup>(2)</sup>	
Added <sup>(3)</sup>	11
Added MAIN_ADC_CAL1, MAIN_ADC_CAL2 register to Section 9.3.2.1.3.1	
Changed CUST_CRC_LO reset value from 0x73 to 0xF3 in Section 9.5.1	112
Added content to MAIN_MODE[1:0] description in Section 9.5.4.5.7	136
Added content to AUX_MODE[1:0] description in Section 9.5.4.5.9	
• Changed From: This bit is set if [MSK_COMP] = 1 To: This bit is set if [MSK_COMP] = 0 for	
FAULT_COMP_ADC = in Section 9.5.4.13.1	
• Added content to Common-mode choke and ESD diode (optional) descriptions in Table 10-4	197
· Changed content for Transformer description and added content to ESD diode (optional) descrip	tion in Table
10-5	197

CI	hanges from Revision * (August 2020) to Revision A (December 2020)	Page
•	Changed from Advance Information to Production Data	1



## **5** Description (continued)

The inclusion of the isolated, bidirectional, daisy chain ports supports both capacitor- and transformer-based isolation, allowing the use of the most effective components for centralized or distribution architectures commonly found in the xEV powertrain system. This device also includes eight GPIOs or auxiliary inputs that can be used for external thermistor measurements.

Host communication to the BQ7961x-Q1 family of devices can be connected via the device's dedicated UART interface or through a communication bridge device, BQ79600. Additionally, an isolated, differential daisy-chain communication interface allows the host to communicate with the entire battery stack over a single interface. in the event of a communication line break, the daisy-chain communication interface is configurable to a ring architecture that allows the host to talk to devices at either end of the stack.




## 6 Device Comparison Table


DEVICE	STATUS	DESCRIPTION
BQ79616-Q1	Production Data	Supports 6S to 16S battery modules
BQ79614-Q1	Production Data	Supports 6S to 14S battery modules
BQ79612-Q1	Production Data	Supports 6S to 12S battery modules



## 7 Pin Configuration and Functions







#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



## Table 7-1. Pin Functions

PIN					
NAME		No.	TYPE	DESCRIPTION	
BQ79616	BQ79614	BQ79612	NO.	NO.	
BAT	BAT	BAT	1	Р	Power supply input and top of module measurement input. Connect to the top cell of the battery module.
NPNB	NPNB	NPNB	48	Р	Connect to the base of an external NPN transistor.
LDOIN	LDOIN	LDOIN	47	Р	6-V preregulated analog power supply input/sense pin. Connect to the emitter of the external NPN transistor and connect a 0.1-μF decoupling capacitor to CVSS.
AVDD	AVDD	AVDD	38	Р	5-V regulated output. AVDD supplies the internal analog circuits. Bypass AVDD with a capacitor to AVSS.
AVSS	AVSS	AVSS	39	GND	Analog ground. Ground connection for internal analog circuits. Connect DVSS, CVSS, REFHM, and AVSS externally.
NEG5V	NEG5V	NEG5V	44	Р	Negative 5-V charge pump used for daisy chain and Main ADC. Connect with a capacitor to CVSS.
DVDD	DVDD	DVDD	49	Р	1.8-V regulated output. DVDD supplies the internal digital circuits. Bypass DVDD with a capacitor to DVSS.
DVSS	DVSS	DVSS	50	GND	Digital ground. Ground connection for internal digital logics. Connect DVSS, CVSS, REFHM, and AVSS externally.
CVDD	CVDD	CVDD	45	Р	5-V daisy chain communication and I/Os power supply. CVDD supplies the stack daisy chain communication transceiver circuit and the I/O pins. This power supply also supports an additional 10-mA external load in ACTIVE and SLEEP.
CVSS	CVSS	CVSS	46	GND	Daisy chain communication ground. Ground connection for internal daisy chain transceivers. Connect DVSS, CVSS, REFHM, and AVSS externally.
TSREF	TSREF	TSREF	51	Р	5-V bias voltage for NTC thermistor. Connect TSREF to the top of the NTC resistor divider network to the GPIOs when they are configured for NTC temperature monitoring. Bypass TSREF with a capacitor to CVSS.
REFHP	REFHP	REFHP	37	Р	Precision reference output pin. Bypass with a capacitor to REFHM.
REFHM	REFHM	REFHM	36	GND	Precision reference ground. Ground connection for the internal precision reference. Connect DVSS, CVSS, REFHM, and AVSS externally.
VC16	NC	NC	3	I	Cell voltage sense input. Connect to the positive terminal of cell 16. Connect a differential RC filter to VC15. Tie unused NC pins in BQ79614 and BQ79612 to BAT pin as explained in Cell Connections.
VC15	NC	NC	5	I	Cell voltage sense input. Connect to the positive terminal of cell 15. Connect a differential RC filter to VC14.Tie unused NC pins in BQ79614 and BQ79612 to BAT pin as explained in Cell Connections.
VC14	VC14	NC	7	I	Cell voltage sense input. Connect to the positive terminal of cell 14. Connect a differential RC filter to VC13.Tie unused NC pins in BQ79612 to BAT pin as explained in Cell Connections.
VC13	VC13	NC	9	I	Cell voltage sense input. Connect to the positive terminal of cell 13. Connect a differential RC filter to VC12. Tie unused NC pins in BQ79612 to BAT pin as explained in Cell Connections.
VC12	VC12	VC12	11	I	Cell voltage sense input. Connect to the positive terminal of cell 12. Connect a differential RC filter to VC11.
VC11	VC11	VC11	13	I	Cell voltage sense input. Connect to the positive terminal of cell 11. Connect a differential RC filter to VC10.
VC10	VC10	VC10	15	I	Cell voltage sense input. Connect to the positive terminal of cell 10. Connect a differential RC filter to VC9.
VC9	VC9	VC9	17	I	Cell voltage sense input. Connect to the positive terminal of cell 9. Connect a differential RC filter to VC8.
VC8	VC8	VC8	19	I	Cell voltage sense input. Connect to the positive terminal of cell 8. Connect a differential RC filter to VC7.
VC7	VC7	VC7	21	I	Cell voltage sense input. Connect to the positive terminal of cell 7. Connect a differential RC filter to VC6.
VC6	VC6	VC6	23	I	Cell voltage sense input. Connect to the positive terminal of cell 6. Connect a differential RC filter to VC5.
VC5	VC5	VC5	25	I	Cell voltage sense input. Connect to the positive terminal of cell 5. Connect a differential RC filter to VC4.
VC4	VC4	VC4	27	I	Cell voltage sense input. Connect to the positive terminal of cell 4. Connect a differential RC filter to VC3.
VC3	VC3	VC3	29	I	Cell voltage sense input. Connect to the positive terminal of cell 3. Connect a differential RC filter to VC2.



#### Table 7-1. Pin Functions (continued)

PIN					
NAME No.		TYPE	DESCRIPTION		
BQ79616	BQ79614	BQ79612	NO.		
VC2	VC2	VC2	31	I	Cell voltage sense input. Connect to the positive terminal of cell 2. Connect a differential RC filter to VC1.
VC1	VC1	VC1	33	I	Cell voltage sense input. Connect to the positive terminal of cell 1. Connect a differential RC filter to VC0.
VC0	VC0	VC0	35	I	Cell voltage sense input. Connect to the negative terminal of cell 1. Connect a differential RC filter to AVSS.
CB16	NC	NC	2	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 16 with a differential RC filter to CB15. The filter resistor also sets the internal balance current. Tie unused CB16 pin via RC to BAT pin and tie unused NC pins in BQ79614 and BQ79612 to BAT pin as explained in Cell Connections.
CB15	NC	NC	4	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 15 with a differential RC filter to CB14. The filter resistor also sets the internal balance current. Tie unused NC pins in BQ79614 and BQ79612 to BAT pin as explained in Cell Connections.
CB14	CB14	NC	6	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 14 with a differential RC filter to CB13. The filter resistor also sets the internal balance current. Tie unused NC pins in BQ79612 to BAT pin as explained in Cell Connections.
CB13	CB13	NC	8	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 13 with a differential RC filter to CB12. The filter resistor also sets the internal balance current. Tie unused NC pins in BQ79612 to BAT pin as explained in Cell Connections.
CB12	CB12	CB12	10	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 12 with a differential RC filter to CB11. The filter resistor also sets the internal balance current.
CB11	CB11	CB11	12	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 11 with a differential RC filter to CB10. The filter resistor also sets the internal balance current.
CB10	CB10	CB10	14	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 10 with a differential RC filter to CB9. The filter resistor also sets the internal balance current.
CB9	CB9	CB9	16	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 9 with a differential RC filter to CB8. The filter resistor also sets the internal balance current.
CB8	CB8	CB8	18	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 8 with a differential RC filter to CB7. The filter resistor also sets the internal balance current.
CB7	CB7	CB7	20	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 7 with a differential RC filter to CB6. The filter resistor also sets the internal balance current.
CB6	CB6	CB6	22	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 6 with a differential RC filter to CB5. The filter resistor also sets the internal balance current.
CB5	CB5	CB5	24	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 5 with a differential RC filter to CB4. The filter resistor also sets the internal balance current.
CB4	CB4	CB4	26	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 4 with a differential RC filter to CB3. The filter resistor also sets the internal balance current.
CB3	CB3	СВЗ	28	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 3 with a differential RC filter to CB2. The filter resistor also sets the internal balance current.
CB2	CB2	CB2	30	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 2 with a differential RC filter to CB1. The filter resistor also sets the internal balance current.
CB1	CB1	CB1	32	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect this pin to the positive terminal of cell 1 with a differential RC filter to CB0. The filter resistor also sets the internal balance current.
CB0	CB0	CB0	34	I/O	Cell balance connection. This pin is connected to the internal cell balancing FET. Connect to the negative terminal of cell 1 with differential RC filter to AVSS. The filter resistor also sets the internal balance current.

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



## Table 7-1. Pin Functions (continued)

PIN					
NAME No.		TYPE	DESCRIPTION		
BQ79616	BQ79614	BQ79612	NO.		
BBP	BBP	BBP	64	I	Bus bar connection. With BBP and BBN connecting to each end of a bus bar, this channel provides a differential input to the ADC measurement with a 5x gain.
BBN	BBN	BBN	63	I	Bus bar connection. With BBP and BBN connecting to each end of a bus bar, this channel provides a differential input to the ADC measurement with a 5x gain.
RX	RX	RX	52	I	UART receiver input. Pull up to CVDD with an external resistor and connect the device RX to the TX output of the host MCU. If unused (for example, for stack devices), connect RX to CVDD.
ТХ	ТХ	ТХ	53	0	UART transmitter output. Connect device TX to RX input of the host MCU and will be pulled up from the host side. If unused (for example, for stack devices), leave it floating.
COMHP	COMHP	COMHP	43	I/O	Vertical bidirectional communication interface for daisy chain connection. High side (north
COMHN	COMHN	COMHN	42	I/O	side) differential I/O. Will connect to the low side (south side) COMLP and COMLN of the lower adjacent device in the daisy chain configuration. If unused, connect COMHP and COMHN with a 1kΩ resistor.
COMLP	COMLP	COMLP	40	I/O	Vertical bidirectional communication interface for daisy chain connection. Low side (south
COMLN	COMLN	COMLN	41	I/O	side) differential I/O. Will connect to the high side (north side) COMHP and COMHN of the upper adjacent device in the daisy chain configuration. If unused, connect COMLP and COMLN with a $1k\Omega$ resistor.
NFAULT	NFAULT	NFAULT	62	0	Fault indication output. Active low. If used on the base device, pull up NFAULT to CVDD with a pullup resistor and connect NFAULT to host MCU GPIO. If unused, leave it unconnected.
GPIO1	GPIO1	GPIO1	61	I/O	General purpose input/output, configuration options are:
GPIO2	GPIO2	GPIO2	60	I/O	• For external NTC thermistor connection, connect NTC thermistor to the pin and pull up
GPIO3	GPIO3	GPIO3	59	I/O	to TSREF. Used as input to ADC and OT and UT hardware comparators.
GPIO4	GPIO4	GPIO4	58	I/O	For external DC voltage measurement, configured as input to ADC.
GPIO5	GPIO5	GPIO5	57	I/O	Generic digital input/output.
GPIO6	GPIO6	GPIO6	56	I/O	Use as I/O for SPI master.
GPIO7	GPIO7	GPIO7	55	I/O	
GPIO8	GPIO8	GPIO8	54	I/O	



## **8 Specifications**

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input Voltage	BAT, VC* (except VC0), CB* (except CB0), NFAULT, BBP, BBN to AVSS <sup>(2)</sup> <sup>(3)</sup>	-0.3	100	V
	CB0, VC0 to AVSS	-0.3	5.5	V
	VCn to VCn-1, n = 1 to 16 <sup>(2)</sup>	-80	80	V
	CBn to CBn-1, n = 1 to 16 <sup>(3)</sup>	-0.3	16	V
	BBP to BBN	-80	80	V
	LDOIN to AVSS	-0.3	9	V
	NPNB to AVSS	-0.3	10	V
	AVDD to AVSS	-0.3	5.5	V
	DVDD to DVSS	-0.3	1.98	V
	CVDD to CVSS	-0.3	6	V
	TSREF to AVSS	-0.3	5.5	V
	REFHP to REFHM	-0.3	5.5	V
	NEG5V to AVSS	-5.5	0	V
	TX, RX to AVSS	-0.3	6	V
	COMHP, COMHN, COMLP, COMLN to CVSS	-20	20	V
	COMHP to COMHN, COMLP to COMLN	-5.5	5.5	V
	GPIO* to AVSS	-0.3	5.5	V
CB* current	Max of 8 cell in balancing at 75°C ambient		240	mA
I/O current	GPIO*, RX, TX current		10	mA
T <sub>OTP_PROG</sub>	Device will not start OTP programming above this temperature		55	°C
T <sub>A</sub>	Ambient temperature	-40	130	°C
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) VC pin voltage has to meet criteria of both VCn to AVSS as well as VCn to VCn-1.

(3) CB pin voltage has to meet criteria of both CBn to AVSS as well as CBn to CBn-1.

## 8.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100	0-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC	All Pins	±500	V
		Q100-011	Other pins (1, 16, 17, 32, 33, 48, 49, 64)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
V <sub>BAT_RANG</sub> E Total module voltage, full functionality, no OTP programming	9	80	V



## 8.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>BAT_OTP_R</sub> ange	Total module voltage, full functionality, OTP programming allow	11	80	V
V <sub>CELL_RAN</sub> ge	$VC_n - VC_{n-1}$ , where n = 2 to 16	-1	5	V
	VC1 - VC0	0	5	V
	VC0, CB0 to AVSS	-0.3	5	V
	VC1, VC2, CB1, CB2 to AVSS	-0.3	80	V
	VCn, CBn to AVSS, where n = 3 to 16	3	80	V
V <sub>BB_RANGE</sub>	V <sub>BBP</sub> - V <sub>BBN</sub>	-600	800	mV
V <sub>CB_RANGE</sub>	$CB_n - CB_{n-1}$ , where n = 1 to 16	0	5	V
V <sub>IO_RANGE</sub>	RX, TX, NFAULT	0	CVDD	V
V <sub>GPIO_RAN</sub> ge	GPIO <sub>n</sub> input, where n = 1 to 8	0.2	4.8	V
I <sub>IO</sub>	GPIO <sub>n</sub> , RX, TX, where n = 1 to 8		5	mA
T <sub>A</sub>	Operation temperature	-40	125	°C

## 8.4 Thermal Information

		BQ7961x-Q1	
	THERMAL METRIC		UNIT
		64 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	21.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	8.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
Ψјв	Junction-to-board characterization parameter	7.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.1	°C/W

## **8.5 Electrical Characteristics**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL SHU	TDOWN					
T <sub>SHUT</sub>	Thermal shutdown (rising direction)		130	137	152	°C
T <sub>SHUT_FALL</sub>	Thermal shutdown (falling direction)		112		129	°C
T <sub>SHUT_HYS</sub>	Thermal shutdown (rising - falling direction)			20		°C
T <sub>WARN_RANGE</sub>	Thermal warning Threshold (rising direction)		85		115	°C
T <sub>WARN_HYS</sub>	Thermal warning hysteresis (falling direction)			10		°C
T <sub>WARN_ACC</sub>	Thermal warning accuracy (+/-)			5		°C
SUPPLY CURRE	ENTS					
I <sub>SHDN</sub>	Supply current in SHUTDOWN mode	Sum of both I <sub>BAT</sub> and I <sub>LDOIN</sub>		16	23	μA
I <sub>SLP(IDLE)</sub> mode. No	Baseline supply current in SLEEP	Sum of both $I_{BAT}$ and $I_{LDOIN}$ T <sub>A</sub> = -20°C to 65°C		120	160	μA
	mode. No fault, no protector comparator, no cell balancing	Sum of both $I_{BAT}$ and $I_{LDOIN}$ T <sub>A</sub> = -40°C to 125°C			220	μA



over operating -40°C to 125°C free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>ACT(IDLE)</sub>	Baseline supply current in ACTIVE mode	Sum of both I <sub>BAT</sub> and I <sub>LDOIN</sub> No fault, no communication, no protector comparator, no cell balancing		10.4	11.6	mA
I <sub>CB_EN</sub>	Additional supply current when cell balancing is on	At least 1 cell balancing FET is on, $OT_{CB}$ is enabled. Other functions are inactive		1	1.5	mA
I <sub>PROTCOMP</sub>	Additional supply current when protector comparator is on	Either OV/UV/OT/UT protector is enabled. Other functions are inactive		20	60	μA
I <sub>TSREF</sub>		SLEEP Mode, no load on TSREF pin		100		μA
450	Additional supply current when ADC is	One ADC on, and conversion is in progress. Other functions are inactive		0.4	0.6	mA
I <sub>ADC</sub>	enabled	2 ADCs on, and conversion is in progress. Other functions are inactive		0.6	0.9	mA
		ACTIVE Mode		150		μA
I <sub>BAT</sub>	Supply current goes into BAT pin	SLEEP Mode		25		μA
		SHUTDOWN Mode		5		μA
I <sub>COMT</sub>	Additional supply current during daisy- chain broadcast read of 128-byte data	Use transformer isolation for daisy- chain interface		10		mA
ICOMC	Additional supply current during daisy- chain broadcast read of 128-byte data	Use capacitor or capacitor and choke isolation for daisy-chain interface		10		mA
I <sub>OW_SINK</sub>	Sink current for open wire test, applies to VC1 to VC16 and CB1 to CB 16		380	500	600	μΑ
I <sub>OW_SOURCE</sub>	Source current for open wire test, applies to VC0 and CB0		380	500	600	μΑ
I <sub>LEAK</sub>	Leakage current on VC, CB pins	VC, CB pins with ADC off.			0.1	μA
Supplies (LDOII	N)					
V <sub>LDOIN</sub>	LDOIN voltage	No OTP programming	5.9	6	6.1	V
		OTP programming	7.9	8	8.1	V
Supplies (CVDD			4.0		<b>5</b> 4	
		ACTIVE and SLEEP mode	4.9	5	5.1	V
V <sub>CVDD</sub>	CVDD output voltage	SHUTDOWN mode, no external lload SHUTDOWN mode, max external Iload = 5mA	3.95 3.4		6 5.5	V V
V <sub>CVDD_LDRG</sub>	CVDD load regulation	ACTIVE/SLEEP mode, max external lload = 10mA	-30		30	mV
V <sub>CVDD_OV</sub>	CVDD OV threshold	ACTIVE/SLEEP mode, max external lload = 10mA	5.3	5.5	5.7	V
V <sub>CVDD_OVHYS</sub>	CVDD OV Hystersis	ACTIVE/SLEEP mode, max external lload = 10mA	130	150	170	mV
		SHUTDOWN mode		3.5		V
V <sub>CVDD_UV</sub>	CVDD UV threshold	ACTIVE/SLEEP mode, max external lload = 10mA	4.3	4.45	4.65	V
V <sub>CVDD_UVHYS</sub>	CVDD UV Hystersis			260		mV
V <sub>CVDD_ILIMIT</sub>	CVDD current limit	ACTIVE, SLEEP	35	60	85	mA
Supplies (AVDD	))					
V <sub>AVDD</sub>	AVDD output voltage	C <sub>SUPPLIES</sub> = 1µF, ACTIVE mode	4.85	5	5.21	V
V <sub>AVDD_OV</sub>	AVDD OV threshold	$C_{SUPPLIES} = 1\mu F$ , ACTIVE mode	5.25	5.5	5.7	V
V <sub>AVDD_OVHYS</sub>	AVDD OV Hystersis	$C_{SUPPLIES} = 1\mu F$ , ACTIVE mode	135	155	165	mV
V <sub>AVDD_UV</sub>	AVDD UV threshold	$C_{SUPPLIES} = 1\mu F$ , ACTIVE mode	4.25	4.45	4.6	V

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback 13



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VAVDD_UVHYS	AVDD UV Hystersis	$C_{SUPPLIES}$ = 1µF, ACTIVE mode	235	340	430	mV
V <sub>AVDD_ILIMIT</sub>	AVDD current limit	C <sub>SUPPLIES</sub> = 1µF	10	30	50	mA
Supplies (DVDD)						
V <sub>DVDD</sub>		$C_{SUPPLIES} = 1\mu F$ , ACTIVE mode	1.72	1.8	1.88	V
V <sub>DVDD_OV</sub>	DVDD OV threshold	C <sub>SUPPLIES</sub> = 1µF, ACTIVE mode	1.95	2.1	2.3	V
V <sub>DVDD_OVHYS</sub>	DVDD OV Hystersis	$C_{SUPPLIES} = 1\mu F$ , ACTIVE mode	40	65	120	mV
V <sub>DVDD_UV</sub>	DVDD UV threshold	C <sub>SUPPLIES</sub> = 1µF, ACTIVE mode	1.623	1.65	1.71	V
V <sub>DVDD_UVHYS</sub>	DVDD UV Hystersis	$C_{SUPPLIES} = 1\mu F$ , ACTIVE mode	15	50	73	mV
V <sub>DVDD_ILIMIT</sub>	DVDD current limit		13	30	53	mA
Supplies (TSREF)	1				I	
V <sub>TSREF</sub>	TSREF output voltage	$C_{SUPPLIES} = 1\mu F$ , ACTIVE mode	4.975	5	5.025	V
V <sub>TSREF_LDRG</sub>	TSREF load regulation	I <sub>load</sub> = 4mA, C <sub>SUPPLIES</sub> = 1μF, ACTIVE mode	-30		30	mV
V <sub>TSREF_OV</sub>	TSREF OV threshold	I <sub>load</sub> = 4mA, C <sub>SUPPLIES</sub> = 1μF, ACTIVE mode	5.2	5.6	5.8	V
V <sub>TSREF_OVHYS</sub>	TSREF OV Hystersis	$I_{load}$ = 4mA, C <sub>SUPPLIES</sub> = 1µF, ACTIVE mode	98	110	120	mV
V <sub>TSREF_UV</sub>	TSREF UV threshold	$I_{load}$ = 4mA, C <sub>SUPPLIES</sub> = 1µF, ACTIVE mode	4.0	4.2	4.4	V
V <sub>TSREF_UVHYS</sub>	TSREF UV Hystersis	$I_{load}$ = 4mA, C <sub>SUPPLIES</sub> = 1µF, ACTIVE mode	300	350	400	mV
V <sub>TSREF_ILIMIT</sub>	TSREF current limit	Device in ACTIVE Mode	15	30	52	mA
Negative Charge I	Pump (NEG5V)					
V <sub>NEG5V</sub>		C <sub>NEG5V</sub> = 0.1µF	-5.0	-4.6	-4.5	V
V <sub>NEG5V_UV</sub>	NEG5V UV threshold (rising)	$C_{NEG5V} = 0.1 \mu F$	-4.1	-3.5	-3.0	V
V <sub>NEG5V_UVRECOV</sub>	NEG5V UV Recovery	$C_{NEG5V} = 0.1 \mu F$	-4.3	-3.8	-3.3	V
CELL BALANCE						
R <sub>DSON</sub>	Internal cell balance FET Rdson	VCn > 2.8V, where n = 1 to 16; -40°C <t<sub>A&lt;125°C</t<sub>	1.45		4.6	Ω
V <sub>CB_DONE</sub>	VCB_DONE detection threhsold setting range (not accuracy)	Step of 25mV	2.45		4	V
V <sub>MB_DONE</sub>	VMB_DONE detection threhsold setting range (not accuracy)	Step of 1V	18		65	V
T <sub>OTCB</sub>	OTCB threshold setting range (not accuracy)	Step of 2%	10		24	%
T <sub>COOLOFF</sub>	COOLOFF threshold setting range (not accuracy)	Step of 2%	4		14	%
T <sub>CB_WARN</sub>	CB TWARN threshold			105		°C
T <sub>CB_WARN_HYS</sub>	CB TWARN Hysteresis			10		°C
ADC Resolution		· · · · · · · · · · · · · · · · · · ·				
ENOB <sub>MAIN</sub>	Main ADC Effective number of bits			16		bits
ENOB <sub>AUX</sub>	AUX ADC Effective number of bits			14		bits
V <sub>LSB_ADC</sub>	Main and AUX ADC Resolution for VCELL measurement			190.73		µV/LSE
V <sub>LSB_BB</sub>	Main and AUX ADC Resolution for (BBP-BBN) measurement			30.52		µV/LSE
V <sub>LSB_MAIN_DIETEMP</sub>	DieTemp1 resolution (Main ADC)	ADC measurement is centered with 0x000 = 0°C		0.025		°C/LSB



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>LSB_AUX_DIETEMP2</sub>	DieTemp2 resolution (AUX ADC)	ADC measurement is centered with 0x000 = 0°C		0.025		°C/LSB
V <sub>LSB_AUX_BAT</sub>	BAT resolution (AUX ADC)	Applies to BAT voltage measurement from AUX ADC		3.05		mV/LSB
V <sub>LSB_GPIO</sub>	GPIO resolution (Main & AUX ADC)			152.59		µV/LSB
V <sub>LSB TSREF</sub>	TSREF resolution (Main ADC)			169.54		µV/LSB
 V <sub>LSB_DIAG</sub>	Diagnostic measurements resolution	REFL, VBG2, LPBG5, VCM, AVAO_REF, AVDD_REF, HW protector DAC		152.59		μV/LSB
V <sub>LSB_DIAG</sub>		OV_DAC, UV_DAC, VCBDONE_DAC		190.73		µV/LSB
ADC Accuracy						
	VCn to VCn-1 input current	$T_A = -20^{\circ}C$ to $65^{\circ}C$			1.8	μA
I <sub>VC_DELTA</sub>	delta (when Main ADC is on)	$T_{A} = -40^{\circ}$ C to 105°C			2	μΑ
I <sub>VC</sub>	VCn input current (when Main ADC is on)			8	12	μA
R <sub>CB_INPUT</sub>	CB pin input impedance (when AUX ADC is on)			16		MΩ
	Total channel accuracy for main ADC VCELL measurement, LPF_VCELL[2:0] = 0x03 setting;	2V <v<sub>CELL&lt;4.5V; T<sub>A</sub>=25°C</v<sub>	-2.2		1.5	mV
		2V <v<sub>CELL&lt;4.5V; -20°C<t<sub>A&lt;65°C</t<sub></v<sub>	-3.0		2.4	mV
\/		2V <v<sub>CELL&lt;4.5V; -40°C<t<sub>A&lt;105°C</t<sub></v<sub>	-3.5		2.6	mV
VACC_MAIN_CELL		2V <v<sub>CELL&lt;4.5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-3.5		2.6	mV
		1V <v<sub>CELL&lt; 5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-3.7		2.8	mV
		-2V <v<sub>CELL&lt; 5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-4.5		3.2	mV
	Total channel accuracy for AUX ADC measurement (excluding BAT and GPIO accuracy);	2V <v<sub>CELL&lt;4.5V; T<sub>A</sub>=25°C</v<sub>	-7.5		5.4	mV
		2V <v<sub>CELL&lt;4.5V; -20°C<t<sub>A&lt;65°C</t<sub></v<sub>	-8.0		6.3	mV
M		2V <v<sub>CELL&lt;4.5V; -40°C<t<sub>A&lt;105°C</t<sub></v<sub>	-9.0		6.3	mV
VACC_AUX_CELL		2V <v<sub>CELL&lt;4.5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-9.0		6.5	mV
		1V <v<sub>CELL&lt; 5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-9.0		6.6	mV
		0V <v<sub>CELL&lt; 5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-9.0		6.6	mV
		2V <v<sub>CELL&lt;4.5V; T<sub>A</sub>=25°C</v<sub>	-7.1		6.1	mV
	Main ALIX measurement during	2V <v<sub>CELL&lt;4.5V; -20°C<t<sub>A&lt;65°C</t<sub></v<sub>	-7.8		6.6	mV
\ <i>\</i>	Main - AUX measurement during VCELL and OVDAC Reference	2V <v<sub>CELL&lt;4.5V; -40°C<t<sub>A&lt;105°C</t<sub></v<sub>	-7.8		6.6	mV
V <sub>(MAIN-AUX)</sub>	diagnostic. Same input voltage to both	2V <v<sub>CELL&lt;4.5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-7.8		6.7	mV
	ADC under same T <sub>A</sub> ;	1V <v<sub>CELL&lt; 5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-7.9		6.9	mV
		0V <v<sub>CELL&lt; 5V; -40°C<t<sub>A&lt;125°C</t<sub></v<sub>	-7.9		6.9	mV
		0.08V <v<sub>IN&lt;0.2V, 85°C<t<sub>A&lt;125°C</t<sub></v<sub>	-0.20		0.20	%
VACC_MAIN_GPIO_RA	Measured GPIO from Main ADC/ measured TSREF from Main ADC;	0.2V <v<sub>IN&lt;4.6V, -40°C<t<sub>A&lt;105°C</t<sub></v<sub>	-0.20		0.20	%
TIO		4.6V <v<sub>IN&lt;4.8V, -40°C<t<sub>A&lt;-20°C</t<sub></v<sub>	-0.30		0.30	%
		0.08V <v<sub>IN&lt;0.2V, 85°C<t<sub>A&lt;125°C</t<sub></v<sub>	-0.20		0.20	%
V <sub>ACC_AUX_GPIO_RA</sub>	Measured GPIO from AUX ADC/ measured TSREF from AUX ADC;	0.2V <v<sub>IN&lt;4.6V, -40°C<t<sub>A&lt;105°C</t<sub></v<sub>	-0.20		0.20	%
TIO	Incasuled TSREF HOIII AUX ADC,	4.6V <v<sub>IN&lt;4.8V, -40°C<t<sub>A&lt;-20°C</t<sub></v<sub>	-0.30		0.30	%
		0.08V <v<sub>IN&lt;0.2V, 85°C<t<sub>A&lt;125°C</t<sub></v<sub>	-4.00		4.00	mV
V <sub>ACC_MAIN_GPIO_AB</sub>	Total channel accuracy for GPIO	0.2V <v<sub>IN&lt;4.6V, -40°C<t<sub>A&lt;105°C</t<sub></v<sub>	-5.00		3.00	mV
S	measurement (Main ADC);	4.6V <v<sub>IN&lt;4.8V, -40°C<t<sub>A&lt;-20°C</t<sub></v<sub>	-4.00		4.00	mV



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		0.08V <v<sub>IN&lt;0.2V, 85°C<t<sub>A&lt;125°C</t<sub></v<sub>	-6.00		6.00	mV
V <sub>ACC_AUX_GPIO_AB</sub>	Accuracy from AUX ADC on GPIO	0.2V <v<sub>IN&lt;4.6V, -40°C<t<sub>A&lt;105°C</t<sub></v<sub>	-6.00		6.00	mV
5		4.6V <v<sub>IN&lt;4.8V, -40°C<t<sub>A&lt;-20°C</t<sub></v<sub>	-6.00		6.00	mV
V <sub>ACC_MAIN_BB</sub>	Total channel accuracy for (BBP-BBN) from Main ADC	LPF_BB[2:0] = 0x00	-1.1		1.1	mV
V <sub>ACC_AUX_BB</sub>	Total channel accuracy for (BBP-BBN) from AUXADC		-4		4	mV
V <sub>ACC_AUX_BAT</sub>	AUX ADC measurement accuracy for BAT pin	Vbat pack range: 32V to 72V, T <sub>A</sub> = -40°C to 125°C	-225		135	mV
VACC_AUX_REFL	AUX ADC measurement result		1.092	1.1	1.106	V
V <sub>ACC_AUX_VBG2</sub>	AUX ADC measurement result		1.092	1.1	1.106	V
V <sub>ACC_AUX_VCM</sub>	AUX ADC measurement result		2.400	2.5	2.550	V
VACC_AUX_AVAO_RE	AUX ADC measurement result		2.400	2.47	2.550	V
V <sub>ACC_AUX_AVDD_RE</sub>	AUX ADC measurement result		2.400	2.47	2.550	V
V <sub>ACC_AUX_OVDAC</sub>	AUX ADC measurement result	Setting at 4.475V; T <sub>A</sub> = -20°C to 65°C	4.450		4.500	V
V <sub>ACC_AUX_OVDAC</sub>	AUX ADC measurement result	Setting at 4.475V; T <sub>A</sub> = -40°C to 105°C	4.445		4.500	V
Vacc_aux_ovdac	AUX ADC measurement result	Setting at 4.475V; T <sub>A</sub> = -40°C to 125°C	4.445		4.500	V
V <sub>ACC_AUX_OVDAC</sub>	AUX ADC measurement result	Setting at 3.8V	3.770		3.825	V
V <sub>ACC_AUX_OVDAC</sub>	AUX ADC measurement result	Setting at 3V	2.970		3.030	V
V <sub>ACC_AUX_UVDAC</sub>	AUX ADC measurement result	Setting at 3.1V	3.095	3.1	3.150	V
VACC_AUX_VCBDONE	AUX ADC measurement result	Setting at 4V	3.950	4	4.050	V
V <sub>ACC_AUX_OTDAC</sub>	AUX ADC measurement result	Setting at 39%	1.900	1.95	2.000	V
V <sub>ACC_AUX_UTDAC</sub>	AUX ADC measurement result	Setting at 80%	3.950	4	4.050	V
VACC_MAIN_TSREF	Main ADC measurement result		4.975	5	5.025	V
VACC_MAINDIETEM	Total channel accuracy for Die Temp1 measurement (+/-)			3		°C
VACC_AUX_DIETEMP	Total channel accuracy for Die Temp2 measurement (+/-)			6		°C
Reference Voltage	S				1	
V <sub>REFH</sub>	REFHP to REFHM voltage		4.975	5	5.025	V
	arator/Protector (CELL OV/UV)					
		Step of 25mV	2700		3000	mV
V <sub>OV_COMP_RANGE</sub>	OV comparator detection threshold setting range (not accuracy)	Step of 25mV	3600		3800	mV
_ <b>_</b>	and sound sound range (not accuracy)	Step of 25mV	4175		4500	mV
V <sub>OV_COMP_HYS</sub>	OV comparator hysteresis after detection			50		mV
	0.1/	$T_A = -20^{\circ}C$ to $65^{\circ}C$	-24		24	mV
Vov_comp_acc	OV comparator accuracy	T <sub>A</sub> = -40°C to 105°C	-28		28	mV
VUV_COMP_RANGE	UV comparator detection threshold setting range (not accuracy)	Step of 50mV	1200		3100	mV
VUV_COMP_HYS	UV comparator hysteresis after detection			50		mV
VUV COMP ACC	UV comparator accuracy	T <sub>A</sub> = -20°C to 65°C	-35		35	mV
		$T_{A} = -40^{\circ}C$ to 105°C	-50		50	mV



over operating -40°C to 125°C free-air temperature range, VBAT = 9V to 80V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vot_comp_range	OT comparator detection threshold setting range (not accuracy)	Step of 1%, ratiometric with respect to TSREF	10		39	%
V <sub>OT_COMP_HYS</sub>	OT comparator hysteresis after detection			2		%
V <sub>OT_COMP_ACC</sub>	OT comparator accuracy		-0.5		0.5	%
V <sub>UT_COMP_RANGE</sub>	UT comparator detection threshold range	Step of 2%, ratiometric with respect to TSREF	66		80	%
V <sub>UT_COMP_HYS</sub>	UT comparator hysteresis after detection			2		%
VUT_COMP_ACC	UT comparator accuracy		-0.5		0.5	%
Digital I/Os (TX, R	X, GPIO, SPI master)	·				
V <sub>OH</sub>	Output as logic level high (TX, GPIO as output)	GPIO is configured as output. I <sub>OUT</sub> = 1mA	V <sub>CVDD</sub> -0 .3			V
V <sub>OL</sub>	Output as logic level low (TX, NFAULT, GPIO as output)	GPIO is configured as output. I <sub>OUT</sub> = 1mA			0.3	V
V <sub>IH</sub>	Input as logic level high (RX, GPIO as fault input)	GPIO is configured as input. I <sub>OUT</sub> = 1mA	0.75 x V <sub>CVDD</sub>			V
V <sub>IL</sub>	Input as logic level low (RX, GPIO as fault input)	GPIO is configured as input. I <sub>OUT</sub> = 1mA			0.25 x V <sub>CVDD</sub>	V
R <sub>WK_PU</sub>	GPIO weak pull-up resistance		20	37	60	KΩ
R <sub>WK_PD</sub>	GPIO weak pull-down resistance		20	40	60	KΩ
COML and COMH	l					
R <sub>DCTX</sub>	Transmitter output impedance (COML and COMH)			18		Ω
R <sub>DCCM</sub>	Common mode impedance (COML and COMH)			45		kΩ
V <sub>DCCM</sub>	Common mode voltage (COML and COMH)		2.21	2.5	2.76	V
V <sub>COMM_DATA1</sub>	Receiver threshold range ( $V_{COMP}$ - $V_{COML}$ ) form communication	CODE:0	0.4		1.2	V
V <sub>COMM_TONE1</sub>	Receiver threshold range (V <sub>COMP</sub> -V <sub>COML</sub> ) form Tone	CODE:0	0.4		1.2	V
	I	1	1			

## 8.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT			
POWER STATE	POWER STATE TIMING								
tsu(wake_shut)	Startup from SHUTDOWN to ACTIVE	Base device: From the end of WAKE ping to the start of a forwading WAKE tone		6	10	ms			
	mode	Stack device: From the end of a recevied WAKE tone to the start of a forwading WAKE tone		6	10	ms			
tsu(slp2act)	Startup from SLEEP to ACTIVE mode (with SLEEP2ACTIVE ping/tone)	Base device: From the end of SLEEP2ACTIVE ping to the start of the forwarding SLEEP2ACTIVE tone			230	μs			
		Stack device: From the end of SLEEP2ACTIVE tone to the start of the forwarding SLEEP2ACTIVE tone			230	μs			



#### 8.6 Timing Requirements (continued)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	Startup from SLEEP to ACTIVE mode	Base device: From the end of WAKE ping to the start of a forwading WAKE tone			1	ms
t <sub>SU(WAKE_SLP)</sub>	(with WAKE ping/tone)	Stack device: From the end of a recevied WAKE tone to the start of a forwading WAKE tone			1	ms
t <sub>SLP</sub>	From ACTIVE to SLEEP mode	From receiving SLEEP entry condition to enter in SLEEP mode			100	μs
t <sub>shtdn</sub>	From ACTIVE to SHUTDOWN mode	From receiving SHUTDOWN entry condition to enter in SHUTDOWN mode (all LDOs in 10% of their norminal value)		20		ms
t <sub>RST</sub>	Reset time during ACTIVE mode	CONTROL1[SOFT_RST] = 1 is sent to a completion of the digital reset			1	ms
t <sub>HWRST</sub>	The time device will be in HW reset, after HW reset ping/tone issued				75	ms
SUPPLIES TIMI	NG	1				
t <sub>TSREF_ON</sub>	TSREF ramp up time (10%-90%)	C <sub>TSREF</sub> = 1µF	6			ms
t <sub>TSREF_OFF</sub>	TSREF ramp down time (90%-10%)	C <sub>TSREF</sub> = 1µF			8	ms
PING SIGNAL T	IMING	1				
t <sub>HLD_WAKE</sub>	WAKE ping low time on RX pin; no external load on CVDD		2		2.5	ms
t <sub>HLD_SD</sub>	SHUTDOWN ping low time on RX pin; no external load on CVDD		7		10	ms
t <sub>UART(StA)</sub>	SLEEPtoACTIVE ping low time on RX pin		250		300	μs
t <sub>HLD HWRST</sub>	HW_RESET ping low time on RX pin		36			ms
	IH (PULSE and TONE TIMING)					
t <sub>PW_DC</sub>	COMM: Pulse width of data (half bit time) for communiction			250		ns
t <sub>RECLK_DC</sub>	COMM: data reclocking delay per device from COMH to COML or viceversa			4	5	μs
t <sub>COMTONE</sub>	Time between pulses of comm tones (HFO based). Comm Tones are WAKE, SLEEPtoACTIVE, SHUTDOWN, HWRST tones			11	15	μs
t <sub>COMMTONE_HI</sub>	The HIGH time of each comms pulse (HFO base)		0.92	1	1.08	μs
t <sub>COMMTONE_LO</sub>	The LOW time of each comms pulse (HFO base)		0.92	1	1.08	μs
t <sub>FLTTONE</sub>	Time between pulses of FAULT Tone (LFO based). Applies to FAULT Tone and HEARTBEAT			11.5		μs
t <sub>FLTTONE_HI</sub>	The HIGH time of each pulse of the tone couplete			1		μs
t <sub>FLTTONE_LO</sub>	The LOW time of each pulse of the tone couplete			1		μs
NWAKEDET	Number of pulses to detect as a WAKE tone			60		pulses
n <sub>WAKE</sub>	Number of pulses to transit for a WAKE tone			90		pulses



#### 8.6 Timing Requirements (continued)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
n <sub>SHDNDET</sub>	Number of pulses to detect as a SHUTDOWN tone			180		pulses
n <sub>SHDN</sub>	Number of pulses to transit for a SHUTDOWN tone			270		pulses
n <sub>SLPtoACTDET</sub>	Number of pulses to detect as a SLEEPtoACTIVE tone			20		pulses
n <sub>SLPtoACT</sub>	Number of pulses to transit for a SLEEPtoACTIVE tone			30		pulses
n <sub>HWRSTDET</sub>	Number of pulses to detect as a HW_RESET tone			540		pulses
n <sub>HWRST</sub>	Number of pulses to transit for a HW_RESET tone			810		pulses
n <sub>HBDET</sub>	HEARTBEAT: Number of pulses to detect as a valid tone			20		pulses
n <sub>HB</sub>	HEARTBEAT: Number of pulses to transit for a tone			30		pulses
t <sub>HB_PERIOD</sub>	HEARTBEAT: Period between HEARTBEAT Burst (from the beginning of a HEARTBEAT to the beginning of the next HEARTBEAT)		360	400	440	ms
t <sub>нв_тімеоит</sub>	HEARTBEAT: Timeout to considered as not receving HEARTBEAT		0.9	1	1.1	s
t <sub>hb_fast</sub>	HEARTBEAT: If HEARTBEAT is received within this time, it is considered receving HEARTBEAT too fast			200		ms
n <sub>FTONEDET</sub>	FAULT TONE: Number of pulses to detect as a valid tone			60		pulses
n <sub>FTONE</sub>	FAULT TONE: Number of pulses to transit for a tone			90		pulses
	FAULT TONE: Period between FAULT TONE Burst (from the beginning of a FAULT TONE to the beginning of the next FAULT TONE)			50		ms
t <sub>FTS_LATENCY</sub>	Fault Tone latency in Stack Device	From time a device receive the tone to the time the same device detects and generate its fault tone		48		μs
t <sub>FTB_LATENCY</sub>	Fault Tone latency in Base Device	From the time a device receive the tone to the time the same device detects and asserts NFAULT		24		μs
MAIN and AUX A	DC TIMING					
t <sub>SAR_CONV</sub>	Single conversion time (both Main and AUX ADCs)			8		μs
t <sub>MAIN_ADC_CYCLE</sub>	Single round robin cycle (Main ADC)			192		μs
t <sub>AUX_ADC_CYCLE</sub>	Single round robin cycle (AUX ADC)			192		μs
tafe_settle	Analog front end (Level shifters) settling time whenever device enter ACTIVE mode from SLEEP or SHUTDOWN			4		ms
t <sub>ADC_ACC</sub>	This includes mux round robin, ADC conversions, and digital filters.		-1.5		1.5	%




## 8.6 Timing Requirements (continued)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>BAL_ACC</sub>	Balancing timer accuracy		-5		5	%
HW COMPARATO	RS/PROTECTORS TIMING					
t <sub>OV_CYCLE</sub>	OV round robin cycle			8		ms
t <sub>UV_CYCLE</sub>	UV round robin cycle			8		ms
tovuv_bist_cycle	OV and UV BIST cycle		21.8	23	24.2	ms
tot_cycle	OT round robin cycle			4		ms
t <sub>UT_CYCLE</sub>	UT round robin cycle			4		ms
tpwr_bist_cycle	Time needed for the power supply BIST to complete after the power BIST go command		10.9	11.5	12.1	ms
tOTUT_BIST_CYCLE	OT and UT BIST cycle		19	20	21	ms
t <sub>HW_COMP_ACC</sub>	OV,UV,OT,UT comparators timing accuracy		-5		5	%
I/O TIMING (TX, R)	X, GPIO, NFAULT)	· · · · · · · · · · · · · · · · · · ·			I	
t <sub>RISE</sub>	Rise Time	$\label{eq:V_CVDD} \begin{array}{l} V_{CVDD} \ \ SMIN \ \ V_{CVDD}, \ C_{LOAD} = 150pF, \\ GPIO \ in \ output \ mode \end{array}$		12		ns
t <sub>FALL</sub>	Fall Time (exclude NFAULT)	$V_{CVDD}$ > MIN $V_{CVDD}$ , $C_{LOAD}$ = 150pF, GPIO in output mode		7		ns
t <sub>FALL_NFAULT</sub>	Fall Time on NFAULT	$\label{eq:VCVDD} \begin{split} &V_{CVDD} \ > \ MIN \ V_{CVDD}, \ C_{LOAD} = 150 \text{pF}, \\ &R_{PULLUP} = 10 \text{k} \Omega \end{split}$		100		ns
UART TIMING						
UART <sub>BAUD</sub>	UART TX/RX Baud Rate			1		Mbps
UART <sub>ERR_BAUD(RX)</sub>	UART RX baud rate error - requirement on the external host		-1		1	%
UART <sub>ERR_BAUD(TX)</sub>	UART TX baud rate error		-1.5		1.5	%
t <sub>uart(clr)</sub>	UART Clear low time		15		20	bit period
t <sub>UART(RX_HIGH)</sub>	After COMM CLEAR, wait this time before sending new frame		1			bit period
OTP NVM TIMING						
t <sub>CRC_CUST</sub>	Time to complet a single cycle of CRC check on the customer OTP space			175		μs
t <sub>CRC_FACT</sub>	Time to complet a single cycle of CRC check on the factory OTP space			1.6		ms
SPI MASTER TIMI	NG	· · · · · ·				
f <sub>SCLK</sub>	SCLK frequency		450	500	550	kHz
t <sub>HIGH,</sub> t <sub>LOW</sub>	SCLK duty cycle			50		%
t <sub>SS(HIGH)</sub>	SS HIGH latency time. Time from register write high to SS pin high			4		μs
t <sub>SS(LOW)</sub>	SS LOW latency time. Time from register write low to SS pin low			4		μs
t <sub>SU(MISO)</sub>	MISO input data setup time - requirement for slave device	MISO stable before SCLK transition	100			ns
t <sub>HD(MISO)</sub>	MISO input dat hold time	MISO stable after SCLK transition		0		ns
OSCILLATOR		· · · · · · · · · · · · · · · · · · ·			1	
f <sub>HFO</sub>	High frequency oscillator		31.52	32	32.48	MHz
f <sub>LFO</sub>	Low frequency oscillator		248.9	262	275.1	kHz



## 8.7 Typical Characteristics





## 9 Detailed Description

## 9.1 Overview

The BQ7961x-Q1 device is a stackable battery monitor that measures cell voltages and temperature. The device supports 6 to 16 series-connected (6S to 16S) battery cells. It allows up to 3 bus bar connections and measurements using cell sensing input channels or a dedicated bus bar channel maximizing the device flexibility to support various battery module sizes.

Multiple devices can be connected in a daisy chain. Each device has a pair of high (north) and low (south) vertical differential communication ports, requiring only one twisted pair cable. The device supports either capacitive only, capacitive and choke, or transformer isolation. Communication is reclocked on each daisy-chained device, ensuring communication integrity for long distances. An optional RING connection is supported to reverse the daisy chain communication direction in case of cable failure. Each device includes a SPI master configured through the GPIOs.

The device is ASIL-D compliant on voltage and temperature measurements, and communication. The ADCs in the daisy-chained devices can be configured to align the start of cell voltage measurements and all cell voltages can be measured within 128 µs. Each cell sensing channel includes with a post-ADC digital low-pass filter (LPF) for noise reduction as well as providing moving average measurement results. The device has 8 GPIOs, all of which are configurable for NTC thermistor connections or use as general purpose I/O. All 8 GPIOs can be measured within 1.6 ms.

The device supports passive balancing through an internal cell balancing MOSFET (CBFET) for each cell. The balancing function runs autonomously without microcontroller (MCU) interaction. It includes an option to pause and then resume balancing based on a programmable threshold detected by the external thermistor or if the die temperature is too high (greater than 105°C). Once balancing starts, the device tracks the balancing time on each cell. MCU can read out the remaining balancing time at any time.

The device includes a hardware OVUV comparator and an OTUT comparator with user configurable thresholds. These can be used as a second-level protector for cell over- and undervoltage and thermistor over- and undertemperature detections independent of ADC measurements.


The device provides an option to embed fault status information to the communication frame. When a device in the daisy chain detects a fault condition, this information is embedded and travels along the communication response frame to the bottom device which can be configured to trigger an NFAULT pin as an interrupt signal to the system. This provides a way to reduce communication overhead without adding an additional twisted pair cable and isolation for faster fault detection.

The device has SLEEP and SHUTDOWN modes for lower power consumption. All functions work in ACTIVE mode, balancing and hardware comparators for OVUV and OTUT also work in SLEEP mode. While in SHUTDOWN, all active functions are turned off. A HW reset function is available and can be activated by the host MCU. The HW reset provides a POR-like event to the device without actual battery removal. This provides a reliable, low cost, and recoverable option to improve overall system robustness.

#### 9.2 Functional Block Diagram

The BQ79616 functional block diagram also applies to BQ79614 and BQ79612 but with fewer VC and CB input channels.







#### 9.3 Feature Description

#### 9.3.1 Power Supplies

The device generates directly from the battery stack all required supplies for its operation. The following subsections provide an overview of each internal supply block. See Section 10 for recommended component connection. See Section 9.3.6.4 for diagnostic control and fault detection on the power supplies block.

#### 9.3.1.1 AVAO\_REF and AVDD\_REF

The AVAO\_REF block (analog voltage always on) is powered from the BAT pin. It powers the always-on low-current circuits that are required for all power modes. This block also generates a preregulated reference, AVAO\_REF. The AVAO\_REF voltage passes through a load switch controlled by the SHUTDOWN mode. The reference voltage after the load switch is AVDD REF.




Figure 9-1. AVAO Block

#### 9.3.1.2 LDOIN

The device is powered from the battery module in which the current draw for each cell is the same. From the top of the battery module, the device generates a 6-V regulated voltage (nominal) on the LDOIN pin through the internal linear regulator and an external NPN transistor.

The NPNB pin controls the external NPN transistor of the regulator and a maximum current of 1.15mA can be drawn from this pin.

The LDOIN output is the preregulated input to the rest of the internal low-dropout regulators (LDOs). During OTP (One-Time Programmable) memory programming, the LDOIN pin will be regulated to 8 V (nominal) to supply the programming voltage internally to the OTP programming. The LDOIN is turned off only during HW reset or a POR event.

#### 9.3.1.3 AVDD

The AVDD LDO is the supply for the analog circuits. It takes the input voltage from LDOIN and generates a nominal 5 V. It will not be used to power any external circuit. This LDO is powered down in SHUTDOWN mode, during HW reset, or a POR event.

#### 9.3.1.4 DVDD

The DVDD LDO is the supply for the digital circuits. It takes the input voltage from LDOIN and generates a nominal 1.8 V. It will not be used to power any external circuit. This LDO is powered down in SHUTDOWN mode, during HW reset, or a POR event.

#### 9.3.1.5 CVDD and NEG5V

The CVDD LDO is the supply for the daisy chain interface (or vertical interface, VIF) and the I/O pins (RX, TX, NFAULT, and GPIOs). It takes the input voltage from LDOIN and generates a nominal 5V. Besides providing power for internal usage, this LDO can support an extra 10mA external load in ACTIVE and SLEEP mode, whereas extra 5mA external load in SHUTDOWN mode.

There is a –5V charge pump used for the daisy chain interface (or vertical interface, VIF) and Main ADC blocks. The NEG5V pin has a –4.6V output (nominal). It will be in a low-power burst mode when the device is in SLEEP or SHUTDOWN mode.



#### 9.3.1.6 TSREF

The TSREF is a 5-V buffered reference that can bias the external thermistor circuits, allowing the ADCs to measure temperature and the OTUT protector to detect temperature faults. This reference is measurable by the Main ADC. Both TSREF and GPIO measured by the Main ADC give a ratiometric measurement for best temperature measurement.

The TSREF is capable of supplying up to I<sub>TSREF\_ILMIT</sub> and will not be used to power any external circuit other than the thermistor bias. The TSREF is off by default and can be enabled or disabled through the *CONTROL2[TSREF\_EN]* bit. The startup time of TSREF is determined by the external capacitance. The MCU ensures TSREF is stable before making any GPIO measurement or OTUT protector detection. After enabling TSREF LDO, user shall wait 1.35ms before sending the next command.

#### 9.3.2 Measurement System

There are two SAR ADCs in the device, a 16-bit Main ADC and a 14-bit AUX ADC; both use a precision reference (REFH) for high-accuracy measurement. Each ADC has its own independent control and can be enabled or disabled separately. The Main ADC is the main measurement for cell voltages (VCELL) and temperature through thermistors connecting to the GPIOs. It also provides TSREF and die temperature measurements. The AUX ADC is mainly used during diagnostic procedures such as providing measurements on internal reference voltages or DAC output of the OVUV and OTUT comparators. It serves as a redundancy measurement for cell voltage inputs and thermistor temperature input through the GPIOs.

The subsections below provide an overview of the Main and AUX ADCs measurement paths. See Section 10 for the recommended external component connection. See Section 9.3.6.4 for the diagnostic control function and status of this block.

#### 9.3.2.1 Main ADC

There are total of 24 inputs (slots) multiplexed to the Main ADC (Figure 9-2). All inputs are measured in round robin fashion (Figure 9-3). Each input takes 8  $\mu$ s (nominal) to measure and a single round robin cycle completes in 192  $\mu$ s (nominal). The inputs to the Main ADC are:

- Die temperature 1
- TSREF
- Cell1 to Cell16 voltages through differential  $VC_{n-1}$  to  $VC_n$ , where n = 1 to 16
- Bus bar input through differential BBP-BBN pins
- Multiplexed GPIO1 through GPIO8
- Spares (RSVD)

All measurements are reported in 16-bit hexadecimal in 2s complement. Results are reported to the corresponding \*\_*HI* (high-byte) and \*\_*LO* (low-byte) registers. First, convert the hexadecimal results to decimal values. Follow the equations in Table 9-1 to translate the result to  $\mu$ V or °C.

When the Main ADC is enabled, all Main ADC-related result registers shown in Table 9-1 are reset to the default value 0x8000. The measured result is populated to the result registers as the main ADC makes its conversion along the round robin cycle. When MCU reads the \*\_HI register, the device will pause the data refresh to the associated \* LO register until that \* LO register is read.

Main ADC Inputs Result Registers		Conversion Equations			
Die Temperature 1	DIETEMP1_HI/LO	Result in $^{\circ}C = V_{LSB\_MAIN\_DIETEMP1} * Result in decimal 0x0000h is centered to 0^{\circ}C.$			
TSREF	TSREF_HI/LO	Result in µV = V <sub>LSB_TSREF</sub> * Result in decimal			
Cell1 to Cell16	VCELL*_HI/LO, where * = 1 to 16	Result in $\mu V = V_{LSB_{ADC}} * Result in decimal$			
Bus Bar	BUSBAR_HI/LO	Result in $\mu V = V_{LSB_BB}$ * Result in decimal			
GPIO1 to GPIO8	<i>GPIO*_HI/LO</i> , where * = 1 to 8	Result in µV = V <sub>LSB_GPIO</sub> * Result in decimal			

#### Table 9-1. Main ADC Measurement Conversion Equations

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022







Figure 9-2. Main ADC Measurement Path



Round robin N

Figure 9-3. Main ADC Round Robin Measurements

## 9.3.2.1.1 Cell Voltage Measurements

#### 9.3.2.1.1.1 Analog Front End

The cell voltage measurements of the Main ADC are taken from the VC0 through VC16 pins. The device allows a minimum of 6 cells to a maximum of 16 cells to be measured. The VC0 through VC16 pins are connected to the analog front end which consists of a BCI filter, level shifter, and an anti-aliasing filter (AAF) on each VC input channel. The BCI filter has a cutoff frequency ( $f_{cutoff}$ ) of 100 kHz and the AAF has  $f_{cutoff}$  of 1.6 kHz. This filters out high-frequency noise on the VC input before going to the high-voltage multiplexer and measured by the Main ADC. The level shifter block is turned off to save power in SLEEP and SHUTDOWN modes.

#### 9.3.2.1.1.2 VC Channel Measurements

The VC pins are the input channels for cell voltage measurements from the Main ADC measured in the Cell1 to Cell16 slots of the round robin. The round robin timing is always the same even if fewer than 16 cells are connected to the device (Figure 9-4). That is, for the inactive (or unused) VC channel, the device ignores the respective cell slot, but it does not remove the slot from the round robin cycle. This keeps a consistent measurement timing regardless of the cell number configuration. It also provides a consistent sampling time to the post-ADC digital LPF input.


To determine the number of active VCELL channels for ADC measurement, the *ACTIVE\_CELL[NUM\_CELL3:0]* parameter sets the highest active channel number. The device assumes any VC channel below the setting is also active. For example, when a 14S is connected to the device, the MCU sets the *[NUM\_CELL3:0]* to 14S, the Main ADC ignores channel 15 and channel 16 measurements and takes measurements on channels 1 through 14.

The measurement results are reported in the corresponding *VCELL\*\_HI* (high-byte) and *VCELL\*\_LO* (low-byte) registers, where \* = 1 to 16. If the digital LPFs are disabled, the result registers are reported with the single ADC



conversion values; otherwise, the result registers are reported with filtered measurement values. For an inactive VC channel, the respective \_*HI* and \_*LO* registers remain with the default value 0x8000.

#### MAIN ADC



Inactive slots remain in the round robin, but device does not make the measurement

#### Figure 9-4. Same Round Robin Timing for 6S Through 16S

#### 9.3.2.1.1.3 Post-ADC Digital LPF

Each differential VC channel measurement is equipped with a post-ADC LPF. The LPFs have much lower cutoff frequency ( $f_{cutoff}$ ). There are 7  $f_{cutoff}$  options: 6.5 Hz, 13 Hz, 26 Hz, 53 Hz, 111 Hz, 240 Hz, and 600 Hz, configurable through the *ADC\_CONF1[LPF\_VCELL2:0]* setting. Once an  $f_{cutoff}$  value is selected and the LPFs are enabled by setting *ADC\_CTRL1[LPF\_VCELL\_EN]* = 1, the same  $f_{cutoff}$  setting applies to all VC channel measurements.

The digital LPF is implemented as single-pole filter which responds very similarly as an analog RC circuit. This means the Main ADC will be running in continuous mode for the digital LPFs to produce effective filtered results.

The MCU should take into account the digital filter settling time when there is a step change in the input DC voltage level. Equation below gives a typical estimate of digital filter settling time to hit settling accuracy threshold for a step in VC voltage.

Digital Filter Settling Time ~ [ ({log10 (Settling Accuracy Threshold [mV] / Voltage Step in Input Voltage [mV])} / {log10(1 - Filter Coefficient)}) - 1] x 0.192 ms

Fcutoff (Hz)	600	240	111	53	26	13	6.5
Filter Coefficient	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.007813


For example: If VC step by 15mV, and user has to accommodate ~27ms settling time to within 1 LSB of input step for 26Hz LPF setting.

When the LPF starts, from disabled to enabled state, it jumps to its first input value and starts the filtering from that point. As compared to starting from 0 V or some mid-level voltage, this implementation allows a fast settling time for Main ADC and LFP is just starting.

#### 9.3.2.1.1.4 BBP and BBN Measurements

The BBP and BBN pins are the inputs for bus bar measurement from the Main ADC. The intent of the BB channel is to enable the system to share a bus bar with a cell to a single VC channel, as the example shows in Figure 9-5. Hence, similar to the VC inputs, the BBP/N inputs also have the BCI, Level-Shifters, and AAF filters in the front end. The differential BB channel measurement also has an option to pass-through a post-ADC digital LPF. With the same  $f_{cutoff}$  option as for the VC channel by using different configuration and enable control,  $ADC\_CONF1[LPF\_BB2:0]$  and  $ADC\_CTRL1[LPF\_BB\_EN]$ .





### Figure 9-5. Simplified BBP and BBN Connections

The BB channel measurement is reported in the *BUSBAR\_HI* (high-byte) and *BUSBAR\_LO* (low-byte) registers. If the digital LPF is disabled, the result registers are reported with the single ADC conversion value; otherwise, the result is reported in the filtered measurement value. In Figure 9-5, to obtain the actual Cell6 measurement, the MCU takes the difference of (*VCELL6\_HI/LO* measurement – *BUSBAR\_HI/LO* measurement). If the BBP and BBN pins are not used (floating), the *BUSBAR\_HI/LO* register values are meaningless. The MCU will ignore these register values.

#### 9.3.2.1.2 Temperature Measurements

#### 9.3.2.1.2.1 DieTemp1 Measurement

There are 2 die temperature sensors, DieTemp1 and DieTemp2. The DieTemp1 is routed to the Main ADC and it is also used for the Main ADC gain and offset correction internally. The measurement is reported in the *DIETEMP1\_HI* (high-byte) and *DIETEMP1\_LO* (low-byte) registers. The 0°C measurement is centered to hex value 0x0000h, so a positive value represents a positive temperature and a negative value represents a negative temperature. The measurement is also capped off to +200°C and -100°C.

#### 9.3.2.1.2.2 GPIOs and TSREF Measurements

There are eight GPIOs. All GPIO inputs are available to be used for thermistor connections for temperature measurements and be used as a simple, single-ended, voltage input measurement.





Figure 9-6. Thermistor Connection



Figure 9-6 shows the thermistor circuit when GPIO is enabled for thermistor measurements. MCU ensures TSREF is enabled by setting *CONTROL2[TSREF\_EN]* = 1 and settled before taking the measurement value.

The GPIOs are multiplexed to one of the Main ADC MUX inputs. That is, in a single round robin cycle, only one GPIO is measured. To complete all eight GPIO measurements, it takes eight round robin cycles.

To enable the GPIO for ADC measurement, the corresponding  $GPIO\_CONFn[GPIO^*2:0]$  (where n = 1 to 4, \* = 1 to 8 for the corresponding GPIO) register is configured to ADC input or ADC and OTUT input. For example, to enable GPIO1 for ADC measurement only, set  $GPIO\_CONF1[GPIO12:0]$  to ADC input. See Section 9.3.5 for more details. If a GPIO is not configured for any ADC measurement, the device will ignore the corresponding GPIO slot but does not remove the slot from the round robin cycle. See Figure 9-7 for an example when GPIO2 is configured for non-ADC measurement.



#### Figure 9-7. GPIO2 Not Configured for ADC Measurement

The measurements are reported in the corresponding  $GPIO^*_HI$  (high-byte) and  $GPIO^*_LO$  (low-byte) registers, where \* = 1 to 8. The measurement result is in  $\mu$ V. To achieve better temperature accuracy, the MCU can use a ratiometric measurement by using both TSREF and GPIO measurement with the following formula: (GPIO\_ADC/TSREF\_ADC) = RNTC/(RNTC + R1), where

- GPIO\_ADC = ADC measurement on GPIO
- TSREF\_ADC = ADC measurement on TSREF
- RNTC = NTC thermistor resistance
- ACTIVE\_CELL register: Determine the inactive VC channel(s) and keep the result registers to default value 0x8000.
- R1 is the pull-up resistor as shown in Figure 9-6 with the assumption the R2 is not used

For an inactive GPIO channel, the respective \_HI and \_LO registers remain with the default value 0x8000.

#### 9.3.2.1.3 Main ADC Operation Control

#### 9.3.2.1.3.1 Operation Modes and Status

To start the Main ADC, the host MCU sets *ADC\_CTRL1[MAIN\_GO]* = 1. When the device receives the GO command, it first samples the following settings to determine Main ADC configuration and then operates the

Copyright © 2022 Texas Instruments Incorporated



Main ADC accordingly. Any change of the settings below requires the MCU to resend another GO command to implement the new settings.

- *ADC\_CTRL1[MAIN\_MODE1:0]*: three run modes. See Table 9-2 for details.
- ADC\_CTRL1[LPF\_VCELL\_EN]: LPF for VC channels. Set to ADC\_CONF1[LFP\_VCELL2:0] f<sub>cutoff</sub> if enabled.
- ADC\_CTRL1[LPF\_BB\_EN]: LPF for BB channel. Set to ADC\_CONF1[LFP\_BB2:0] f<sub>cutoff</sub> if enabled.
- ADC\_CONF2[ADC\_DLY5:0]: Delay the start of the Main ADC. Use to align the ADC start time among the daisy-chained devices.
- ACTIVE\_CELL register: Determine the inactive VC channel(s) and keep the result registers to default value 0x8000.
- GPIO\_CONF1 to GPIO\_CONF4: Determine the inactive GPIO channel(s) and keep the result registers to default value 0x8000.
- MAIN\_ADC\_CAL1, MAIN\_ADC\_CAL2, CS\_ADC\_CAL1, CS\_ADC\_CAL2, ADC\_CTRL1[CS\_DR] register

#### Note

When using the MAIN ADC with the LPF Filter enabled and an ADC reset is desired, it is important that the LPF\_VCELL\_EN bit, LPF\_BB\_EN bit and MAIN\_GO bit is set to 0 and again set to 1 before running the MAIN ADC again, due to needed re-initialization of the internal LPF buffer. If this procedure is ommitted then an LPF\_FAIL status bit can occur on the following MAIN ADC activation.

There are two status bits to indicate the Main ADC status:

- DEV\_STAT[MAIN\_RUN]: indicates if the Main ADC is running or not.
- *ADC\_STAT1[DRDY\_MAIN\_ADC]*: set when at least eight round robin cycles have completed indicating all active GPIO channels and all other Main ADC inputs have at least one measurement completed.

[MAIN_MODE1:0]	Run Mode	Description
0b00	Stop Main ADC	Stop the Main ADC
0b01	8 RR Run (eight round robin cycles)	Main ADC runs for eight round robin cycles then stops. This gives a single measurement on all cell voltages and all GPIO inputs to the system. Filtered measurements are not effective under run mode. For example, use as a quick burst read when MCU is periodically awake during system idle state.
0b10	Continuous Run	Main ADC runs in continuous mode and stops if <i>[MAIN_MODE1:0]</i> = 0b00 and a GO is sent. For example, must use this mode if LPF is enabled. Also use in diagnostic operation.

#### Table 9-2. Summary of Main ADC Run Modes

The level shifter is enabled for the number of channels specified in the  $ACTIVE\_CELL[NUM\_CELL3:0]$  when device enters ACTIVE mode. MCU shall wait for  $t_{AFE\_SETTLE}$  time before starting the Main ADC whenever the device enters ACTIVE mode or when [NUM\\_CELL3:0] setting is changed.

The Main ADC operates in ACTIVE mode only. If the ADC is running while the device goes into SLEEP, the Main ADC will be "frozen" (that is, ADC is stopped but device still remembers the operational state). When the device returns to ACTIVE mode without any digital reset event, the Main ADC will restart and continues from its "pre-frozen" state. In this condition, the cell voltage measurements are off during the  $t_{AFE\_SETTLE}$  time because input voltage to the ADC is not settled yet. MCU can ignore these measurements or send a new GO command to restart the Main ADC after  $t_{AFE\_SETTLE}$ .

#### 9.3.2.2 AUX ADC

There are a total of 24 inputs (slots) multiplexed to the AUX ADC (Figure 9-8). All inputs are measured in round robin fashion (Figure 9-9). Each input takes 8  $\mu$ s (nominal) to measure and a single round robin cycle completes in 192  $\mu$ s (nominal). The inputs to AUX ADC are:

- Die temperature 2
- Multiplexed differential CB<sub>n-1</sub> to CB<sub>n</sub> (AUXCELL1 to AUXCELL16), where n = 1 to 16 and differential bus bar input through the BBP to BBN pins.
- MISC measurements:
  - BAT pin



- REFL, internal reference
- VBG2, internal bandgap
- VCM, common voltage on Main ADC
- AVAO\_REF, always-on block reference
- AVDD\_REF
- OV DAC from OV protector
- UV DAC from UV protector
- VCBDONE DAC from UV protector
- OT or OTCB DAC from OT protector
- UT DAC from UT protector
- Multiplexed GPIO1 to GPIO8
- Spares (RSVD)

All measurements are reported in 16-bit hexadecimal in 2s complement. Results are reported to the corresponding \*\_*HI* (high-byte) and \*\_*LO* (low-byte) registers. It first converts the hexadecimal results to decimal values. Follow the equations in Table 9-3 to translate the result to  $\mu$ V or °C.


When the AUX ADC is enabled, all AUX ADC related result registers shown in Table 9-3 are reset to the default value 0x8000. The measured result is populated to the result registers as the AUX ADC makes its conversion along the round robin cycle. When MCU reads the \*\_HI register, the device will pause the data refresh to the associated \*\_LO register until that \*\_LO register is read.

AUX ADC inputs	Result Registers	Conversion Equations
Die Temperature 2	DIETEMP2_HI/LO	Result in $^{\circ}C = V_{LSB\_AUX\_DIETEMP2} * Result in decimal Note: 0x0000h is centered to 0 ^{\circ}C.$
Multiplexed AUXCELL1 to AUXCELL16 and BB channel	AUX_CELL_HI/LO, when CB MUX is locked to a single channel	Result in $\mu V = V_{LSB_{ADC}} * Result in decimal$
BAT	AUX_BAT_HI/LO	Result in $\mu V = V_{LSB_{AUX}_{BAT}} * Result in decimal$
REFL	AUX_REFL_HI/LO	
VBG2	AUX_VBG2_HI/LO	
VCM	AUX_VCM_HI/LO	
AVAO_REF	AUX_AVAO_REF_HI/LO	
AVDD_REF	AUX_AVDD_REF_HI/LO	$P_{\text{popult in } u}(z) = 1/2$
OV DAC	AUX_OV_DAC_HI/LO	Result in μV = V <sub>LSB_AUX_DIAG</sub> * Result in decimal
UV_DAC	AUX_UV_DAC_HI/LO	
VCBDONE DAC	AUX_VCBDONE_DAC_HI/LO	
OT or OTCD DAC	AUX_OT_OTCD_DAC_HI/LO	
UT DAC	AUX_UT_DAC_HI/LO	
Multiplexed GPIO1 to GPIO8	AUX_GPIO_HI/LO	Result in $\mu V = V_{LSB_{GPIO}} * Result in decimal$


#### Table 9-3. AUX ADC Measurement Conversion Equations

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022









#### Figure 9-9. AUX ADC Round Robin Measurements

#### 9.3.2.2.1 AUX Cell Voltage Measurements

#### 9.3.2.2.1.1 AUX Analog Front End

The AUX ADC path serves as a redundancy path to the Main ADC measurement on cell voltage measurements and bus bar measurements. It also has the front end filters of a BCI filter and an AAF filter in the AUX ADC path. The AUXCELL channel and differential BB channel (taken from BBP and BBN pins) in the AUX path are multiplexed (shown as the CB MUX in Figure 9-8) to share a single BCI filter and AAF filter. The CB MUX output after the front end filters is then going into one of the AUX ADC MUX and to the AUX ADC for measurement.

Because the front end filters are shared, the device has to wait for the AAF filter to settle before making any valid CB channel (AUXCELL) or BBP and BBN channel measurement. The default AAF  $f_{cutoff}$  is 1.64



kHz which translates to additional 4.3ms settling time to complete a single CB or BB channel measurement. The device provides 3 AAF settling time options, 4.3ms (default), 2.3ms, and 1.3ms, configured by the *ADC\_CONF1[AUX\_SETTLE1:0]* bits. The BCI filter f<sub>cutoff</sub> is 100 kHz as in the Main ADC path.

#### Note

In order to achieve best measurement accuracy through the AUX ADC it is recommended to reset the ADC every time a new CB channel is locked through the AUX\_CELL\_SEL bits. This will ensure that the common mode error calibration routine is re-run and the measured result is compensated for common mode error.

#### 9.3.2.2.1.2 CB and BB Channel Measurements

One slot, the CB MUX output slot, is assigned in the AUX ADC round robin cycle for the CB channels (differential  $CB_{n-1} - CB_n$ , where n = 1 to 16) and BB (differential BBP – BBN)channel measurement because these channels are multiplexed to a single input to the AUX ADC multiplexer. For a single CB or BB channel measurement, it takes multiple round robin cycles because the device has to wait for the AAF settling time as well.

Because of the need to wait for the AAF to settle, the AUX ADC would only measure CB and BB channels that are active and are selected by the MCU; inactive or unselected channels are skipped.

Active CB channels are determined by the *ACTIVE\_CELL[NUM\_CELL3:0]* setting. These bits set the highest active channel number. For example, when a 14S is connected to the device, the MCU sets the *ACTIVE\_CELL[NUM\_CELL3:0]* to 14S, the device assumes CB channels 1 through 14 are active; CB channels 15 and 16 are inactive and will be skipped by the AUX ADC.

MCU can control which CB and BB channels to be measured through the AUX ADC. The *ADC\_CTRL2[AUX\_CELL\_SEL4:0]* gives the options to run through all the active CB channel and BB channels or to lock to a single CB channels or lock to the BB channel.Figure 9-10 shows the example of how the AUXCELL slot is implemented with different *[AUX\_CELL\_SEL4:0]* setting.


It is recommend to run AUX ADC in continuous mode and all AUX ADC to measure through all the active CB channel once. This enables the device to reduce the common mode error in AUX ADC measurement. MCU shall perform this procedure before running ADC comparison related diagnostic or locking to a single CB or BB channel measurement.

There is no post-ADC LPF in the AUX ADC path. When the AUX ADC measurements are used during diagnostics, the AUX CELL (CB channel) measurements are compared against the Main ADC prefiltered measurements. While the device performs VCELL (from Main ADC) to AUX CELL (from AUX ADC) measurement comparison internally, the AUX BB comparison is performed by the host instead. See Section 9.3.6.4 for more details.

The device makes the CB or BB channel measurement available to read only when the [AUX\_CELL\_SEL4:0] bits are set to lock on a single CB (must be active) or BB channel. The measurement is reported in the AUX\_CELL\_HI (high-byte) and AUX\_CELL\_LO (low-byte) registers. The result registers will be updated after the AAF settling time is passed. For any other conditions, including lock to an inactive CB channel, the result registers remain with the default value 0x8000.



CB MUX stays at the selected channel for the AUX ADC AAF settling time, but the measurement during this time is discarded



(a)  $[AUX\_CELL\_SEL4:0] = loop through all active CB channels$ 

(b) [AUX\_CELL\_SEL4:0] = Lock to CB channel 5 (AUXCELL5)

#### Figure 9-10. CB MUX Output Slot with Different [AUX\_CELL\_SEL4:0] Setting

#### 9.3.2.2.2 AUX Temperature Measurements

#### 9.3.2.2.2.1 DieTemp2 Measurement

There are 2 die temperature sensors, DieTemp1 and DieTemp2. The DieTemp2 is routed to the AUX ADC and is also used for the AUX ADC gain and offset correction internally. The measurement is reported in the  $DIETEMP2_HI$  (high-byte) and  $DIETEMP2_LO$  (low-byte) registers. The 0°C measurement is centered to hex value 0x00, so a positive value represents positive temperature and a negative value represents negative temperature. The measurement is also capped off to +200°C and -100°C.

#### 9.3.2.2.2.2 AUX GPIO Measurements


The AUX GPIO path is the same as the main GPIO path. All eight GPIOs are multiplexed to a single AUX ADC MUX input. There is only one GPIO slot in the AUX ADC round robin cycle. That is, in a single AUX ADC round robin cycle, only one GPIO will be measured. To complete all eight GPIO measurements, it takes eight round robin cycles. If GPIO is connected to the thermistor network, the MCU enables TSREF by setting *CONTROL2[TSREF\_EN]* = 1 and ensures TSREF is stable before starting the AUX ADC measurement.

When AUX ADC is enabled, the GPIO slot in the 1st round robin cycle is GPIO1, 2nd round robin cycle is GPIO3, and so on. For the AUX ADC to make a measurement on a GPIO, the GPIO must be configured as ADC input or ADC and OTUT input in the corresponding  $GPIO\_CONFn[GPIO*2:0]$  bits, where n = 1 to 4, \* = 1 to 8 for the respective GPIO channel. See Section 9.3.5 for more details. If the GPIO is inactive for the ADC measurement, the device ignores the corresponding GPIO slot but does not remove the slot from the AUX ADC round robin cycle.

By default, the AUX ADC loops through all GPIO channels and the measurements do not report out to the result registers. However, if MCU locks to a single GPIO channel, the locked GPIO measurement is reported to the AUX\_GPIO\*\_HI (high-byte) and AUX\_GPIO\*\_LO (low-byte) registers. This channel lock can



be set by the *ADC\_CTRL3[AUX\_GPIO\_SEL3:0]* bits. The result registers will report a GPIO measurement if *[AUX\_GPIO\_SEL3:0]* is locked to single GPIO channel, any other condition will show default value 0x8000.



(a) [AUX\_GPIO\_SEL3:0] = loop through all GPIO channels

(b) [AUX\_GPIO\_SEL3:0] = Lock to GPIO3

#### Figure 9-11. GPIO Slot with Different [AUX\_GPIO\_SEL3:0] Setting

#### 9.3.2.2.3 MISC Measurements

There are 12 MISC measurements listed at the beginning of the AUX ADC section. When the AUX ADC is enabled, these inputs are measured in every round robin cycle. Table 9-3 shows the corresponding result registers.

The DAC inputs of the OVUV and OTUT protectors reflect the real-time DAC values of the device which shows the OVUV and OTUT detection or recovery threshold currently in use in the protectors. It is normal to observe a change of the DAC measurements if there are unused channels or if any cell or GPIO channels detect a fault. See Section 9.3.4 for description of the protector architecture and see Section 9.3.6.4 for the protector DAC measurement configuration.

#### 9.3.2.2.4 AUX ADC Operation Control

To start the AUX ADC, the host MCU sets  $ADC\_CTRL3[AUX\_GO] = 1$ . When the device receives the GO command, it first samples the following settings to determine the AUX ADC configuration, then operates the AUX ADC accordingly. Any change to the settings below requires the MCU to send another GO command to implement the new settings.

- ADC\_CTRL3[AUX\_MODE1:0]: Four run modes. See Table 9-4 for details.
- ADC\_CTRL2[AUX\_CELL\_SEL4:0]: Selects which CB channels are measured by AUX ADC.
- *ADC\_CONF1[AUX\_SETTLE1:0]*: Configures the AUX ADC AAF settling time.
- ADC\_CTRL3[AUX\_GPIO\_SEL3:0]: Selects which GPIO channels are measured by AUX ADC.
- *ACTIVE\_CELL* register: Determines the inactive CB channel(s).
- GPIO\_CONF1 to GPIO\_CONF4: Determines the inactive GPIO channel(s).

There are four status bits to indicate the AUX ADC status:

- DEV\_STAT[AUX\_RUN]: indicates if the AUX ADC is running or not.
- ADC\_STAT1[DRDY\_AUX\_MISC]: set when all MISC inputs are measured at least once.
- ADC\_STAT1[DRDY\_AUX\_CELL]: set when the CB or BB channels selected by [AUX\_CELL\_SEL4:0] are measured at least once.
- *ADC\_STAT1[DRDY\_AUX\_GPIO]*: set when all GPIO channels (active or inactive) have been measured once. Inactive channel measurements will be ignored by the device.



#### Table 9-4. Summary of AUX ADC Run Modes

[AUX_MODE1:0]	Run Mode	Description
0b00	Stop AUX ADC	Stop the AUX ADC
0b01	Single Run (1 round robin cycle)	AUX ADC runs for one round robin cycle then stops. This gives a single measurement on all MISC inputs. For example, use as a quick burst read for just the MISC inputs without the need to issue a stop command to the AUX ADC.
0b10	Continuous Run	AUX ADC runs in continuous mode and stops if [AUX_MODE1:0] = 0b00 and a GO command is sent. For example, must use this mode when ADC diagnostic comparison operation is used. See Section 9.3.6.4 for details.
0b11	8 RR Run (eight round robin cycles)	AUX ADC runs for eight round robin cycles then stops. This gives a single measurement on all active GPIO inputs.


The AUX ADC operates in ACTIVE mode only. If the ADC is running while the device goes into SLEEP mode, the AUX ADC will be "freezed"; that is, the ADC stops but the device still remembers the operational state. When the device returns to ACTIVE mode without any digital reset event, the AUX ADC will restart and continue from its "prefreeze" state.

#### 9.3.2.3 Synchronization between MAIN and AUX ADC Measurements


When AUX\_CELL\_ALIGN = 0x0 in ADC\_CTRL2 register the device aligns AUX Cell Measurement (CB MUX - Slot 5) with the target VC channel slot on MAIN cell. DieTemp2 starts without any delay, and AUX cell CB MUX slot #5 moves dynamically accordingly to match the selected MAIN cell and the remaining AUX ADC slots adjust accordingly. This ensures that there is no time skew between MAIN VC and AUX CB ADCs sampling. This feature helps improve the ASIL-D accuracy significantly.

When AUX\_CELL\_ALIGN = 0x1, then the dynamic alignment is disabled and the AUX Cell Measurement (CB MUX Slot #5) is always aligned to Main ADC Cell 8 Measurement (MAIN ADC Slot #12).






a) [AUX\_CELL\_SEL] = 00h – Running all active cell channels set by ACTIVE\_CELL\_CONF register. Ch1 conversion.



b) [AUX\_CELL\_SEL] = 00h - Running all active cell channels set by ACTIVE\_CELL\_CONF register. Ch2 conversion.




c) [AUX\_CELL\_SEL] = 04h – Lock to AUX CELL 3. Ch3 conversion.

Figure 9-12. Synchronization between MAIN and AUX ADC Sampling

# 9.3.3 Cell Balancing

The device integrates internal cell balancing MOSFET (CBFET) across each CB channel to enable passive cell balancing. The balancing current is determined by the cell voltage, the external resistor in series with the CB pin, and the internal CBFET Rdson,  $R_{DSON}$  parameter. The following equations calculate the effective balancing current with or without adjacent CBFETs being on. Cell balancing can run in ACTIVE or SLEEP mode.

- Balancing with no consecutive CBFET on (Figure 9-13 (a)): I<sub>CB</sub> = VCell / ((2 × R<sub>CB</sub>) + Rdson<sub>QCB</sub>)
- Balancing with two consecutive CBFETs on (Figure 9-13 (b)): I<sub>CB</sub> = (Sum of two VCELL) / ((2 × R<sub>CB</sub>) + Rdson<sub>QCBn</sub> + Rdson<sub>(QCBn-1</sub>))



(a) Cell balancing with internal CBFET

(b) Cell balancing with 2 consecutive CBFETs on

Texas

INSTRUMENTS

www.ti.com

# Figure 9-13. Internal Cell Balancing and the Flow of Balancing Current

# 9.3.3.1 Set Up Cell Balancing

There are three steps to set up cell balancing. Each step is described in detail in the following subsections. The host MCU follows the steps to configure the balancing control before starting cell balancing. Balancing starts by setting *BAL\_CTRL2[BAL\_GO]* = 1. The *BAL\_STAT[CB\_RUN]* = 1 indicates the cell balancing is actively running. Note that channels not selected by ACTIVE\_CELL[NUM\_CELL3:0] are bypassed during cell balancing.

- 1. Determine which channel to enable for cell balancing.
- 2. Select the cell balancing control methods, auto or manual balancing control.
- 3. Decide the additional control configuration:
  - a. Will the thermal management based on thermistor measurement be enabled?
  - b. Is cell balancing stop based on cell voltage?
  - c. Will cell balancing terminate if any unmasked fault is detected?

# 9.3.3.1.1 Step 1: Determine Balancing Channels

The device provides an individual balancing timer for each channel. The balancing timer is the primary control setting to start and stop the cell balancing on a channel. The balancing timer is configured by  $CB_CELL^*_CTRL$  registers, where \* = 1 to 16 corresponding to CBFET 1 (CB channel 1) to CBFET 16 (CB channel 16). A non-zero value in these registers sets up the corresponding channels for balancing, but the CBFETs will not turn on until MCU issues the  $BAL_CTRL2[BAL_GO] = 1$ . When a channel balancing timer expires, cell balancing on that channel stops. Cell balancing can also stop with other conditions, like cell voltage below a certain threshold, unmasked fault is detected, or a forced stop by the host. Section 9.3.3.3 summarizes the cell balancing stop conditions.

# 9.3.3.1.2 Step 2: Select Balancing Control Methods


The cell balancing runs autonomously once it is configured. The cell balancing control can be configured in two ways using the *BAL\_CTRL2[AUTO\_BAL]* bit.

- Auto balancing control ([AUTO\_BAL] = 1): With this method, host MCU can enable balancing on any channel. Once the host sends a [BAL\_GO] = 1, balancing starts and the device will automatically duty cycle all enabled CBFETs in an odd and even manner. The duty cycle is configured by BAL\_CTRL1[DUTY2:0] bits.
  - Example 1: MCU sets up all 16 channels for cell balancing.



time






**Start CB** [*AUTO\_BAL*] = 1, AND [*BAL\_GO*] = 1

#### Figure 9-14. Auto Balancing Control, Example 1

 Example 2: MCU sets up odd or even channels only for cell balancing. The BAL\_CTRL1[DUTY2:0] bits setting is ineffective because the device is not switched between odd or even channels.








#### Figure 9-15. Auto Balancing Control, Example 2

- Manual balancing control (*[AUTO\_BAL]* = 0): With this method, the device will turn on the CBFETs that have non-zero balancing timer settings once *[BAL\_GO]* = 1 is received. There is no odd and even channel switching during the cell balancing and the *BAL\_CTRL1[DUTY2:0]* setting does not apply under this control. Host MCU can enable two consecutive CBFETs with this method and a maximum of eight CBFETs can be enabled. When two consecutive CBFETs are enabled with both channels connected to battery cells, the balancing current is significantly different compared to no adjacent CBFET being on (Figure 9-13). The *DEV\_CONF[NO\_ADJ\_CB]* bit is provided to avoid inadvertent enabling of an adjacent CBFET for a system that is not intended to have an adjacent channel on for balancing. In this control method, the device is relying on the MCU to enable the proper channels. If the MCU sends *[BAL\_GO]* = 1 but the CBFETs are enabled with an invalid condition, the device will not start balancing and will set *BAL\_STAT[INVALID\_CBCONF]* = 1. Invalid configurations are either:
  - More than eight channels are enabled for balancing (that is, more than eight CB\_CELL\*\_CTRL registers have non-zero settings),
  - DEV\_CONF[NO\_ADJ\_CB] = 1, but adjacent channels are enabled for balancing,
  - DEV\_CONF[NO\_ADJ\_CB] = 0, but more than two consecutive channels are enabled for balancing:
    - Example: Enabling CBFET 1, 2, 4, 5, 7, 10, 12, and 14 is valid.
    - Example: Enabling CBFET 1, 2, and 3 is invalid.





# Figure 9-16. Manual Balancing Control

## 9.3.3.1.3 Step 3a: Balancing Thermal Management

With passive balancing, heat is generated through the internal CBFETs and the external balancing resistors. This creates 2 hotspots on the PCB, the device and the balancing resistors area. The device is designed to support up to 240mA at 75°C ambient. Higher balancing current can be supported with lower ambient temperature.

Nevertheless, the device provides two thermal management functions to avoid overheating the die as well as managing the PCB temperature. Both functions monitor temperature, either die temperature or thermistor temperature, to automatically pause balancing if temperature exceeds a pause threshold. When temperature falls below a recovery threshold, balancing will automatically resume. In the cell balancing pause state, all balancing timers and balancing settings are "freezed", balancing will resume with the same configuration when the device is out of the pause state.

- CB TWARN Balancing Pause: There are die temperature sensors built near the internal CBFETs. When [BAL\_GO] = 1 is sent, these temperature sensors are enabled. If any of the sensors detect a die temperature > than the T<sub>CB\_TWARN</sub> threshold (105°C nominal), balancing on all channels is paused. The device sets the BAL\_STAT[CB\_INPAUSE] = 1 and BAL\_STAT[OT\_PAUSE\_DET] = 1. When all sensors detect die temperature < (T<sub>CB\_TWARN</sub> T<sub>CB\_HYS</sub>), cell balancing will resume on the balancing enabled channels.
- Thermistor OTCB Balancing Pause: To manage thermal increases due to external balancing resistors, the device has an option to pause cell balancing on all channels if any of the active thermistors connected to GPIOs detects a temperature greater than a threshold set by OTCB\_THRESH[OTCB\_THR3:0]. Once a OTCB detection is triggered, the BAL\_STAT[CB\_INPAUSE] = 1 and BAL\_STAT[OT\_PAUSE\_DET] = 1. The balancing on all enabled channels will resume once all active thermistors detect a temperature less than a recovery threshold set by (OTCB\_THRESH[OTCB\_THR3:0] + OTCB\_THRESH[COOLOFF2:0]). The OTCB detection is performed through the integrated OT protector. The protector must be turned on and running in round robin mode before cell balancing starts. See Section 9.3.4 for the protector control details. To use the OTCB function, MCU follows the setup sequence state below:
  - Before enabling OT protector:
    - GPIO used for this function will be configured to ADC and OTUT inputs.
    - [OTCB\_THR3:0] and [COOLOFF2:0] are configured.
  - Enable the OT protector in round robin mode.
  - Set [OTCB\_EN] and [BAL\_GO] to 1.

Failure to do so may result in no OTCB pausing action or pausing at the wrong temperature. If a different OTCB or COOLOFF threshold is needed, MCU configures the new threshold values and then re-starts the OT protector to latch in the new setting. It is not required to resend the [BAL\_GO] = 1.






Figure 9-17. Cell Balancing Pause and Resume by OTCB Detection

# 9.3.3.1.4 Step 3b: Option to Stop On Cell Voltage Threshold

Besides the balancing timers, cell balancing can stop if the channel voltage is less than a threshold set by the *VCB\_DONE\_THRESH* register with a non-zero value. This stop voltage threshold applies to all channels. When this stop option is used, a channel will stop its balancing either if its balancing timer expires or its voltage level is less than *VCB\_DONE\_THRESH* setting.

The detection of the *VCB\_DONE\_THRESH* setting is performed by the integrated UV protector. The protector must be turned on and running in round robin mode before cell balancing starts. See Section 9.3.4 for the protector control details.

When using the VCB\_DONE detection function, the MCU follows the setup sequence state below:

- Configure the VCB\_DONE\_THRESH register
- Enable the UV protector in round robin mode
- Send [BAL\_GO] to 1

Failure to do so may result in no VCB\_DONE detection or cell balancing stops at a wrong channel voltage.

If different *VCB\_DONE* thresholds are needed, MCU configures the new threshold values and then re-starts the UV protector to latch in the new setting. It is not required to resend the [*BAL\_GO*] = 1.

## 9.3.3.1.5 Step 3c: Option to Stop at Fault

The device provides an option to abort cell balancing if an unmasked fault is detected. To enable this option, MCU sets *BAL\_CTRL2[FLTSTOP\_EN]* = 1 before starting cell balancing. If cell balancing is aborted under this condition, the *BAL\_STAT[ABORTFLT]* = 1.

# 9.3.3.2 Cell Balancing in SLEEP Mode

Cell balancing can be operated in both ACTIVE and SLEEP modes. To run cell balancing in SLEEP mode, simply configure and start cell balancing in ACTIVE mode first. Once cell balancing is running, put the device in SLEEP mode. Cell balancing will continue autonomously in SLEEP mode. See Section 9.4 for description of putting device in SLEEP mode.

When cell balancing is completed with  $BAL\_STAT[CB\_DONE] = 1$ , there is an option to put the device in a different power mode by using the  $BAL\_CTRL2[BAL\_ACT1:0]$ . For example, setting  $[BAL\_ACT1:0]$  to 0b10 (SHUTDOWN mode) and start cell balancing, When cell balancing is completed in all balancing enabled channels, the device will automatically enter SHUTDOWN mode without MCU interaction. When multiple devices are connected in daisy chain structure, one device may complete its balancing but another may not. Using this option can result with devices in different power states for some period of time. See Section 9.3.3.3 for details about the  $BAL\_STAT[CB\_DONE]$  bit set conditions.

## 9.3.3.3 Pause and Stop Cell Balancing

# 9.3.3.3.1 Cell Balancing Pause

Cell balancing can be paused by one of three methods:

• If die temperature during balancing > T<sub>CB TWARN</sub>.



- If [OTCB\_EN] = 1 when any thermistor detects a temperature greater than OTCB\_THR.
- MCU sets BAL\_CTRL2[CB\_PAUSE] = 1.

The first two conditions are described in Section 9.3.3.1.3. The third pause condition is a MCU-controlled pause action usually used during a diagnostic check that involves the CB path. MCU can pause cell balancing through the *[CB\_PAUSE]* bit at any given time once balancing starts.

When the cell balancing is paused due to any of the pause methods, the pause activity is the same:

- Turn off CBFETs on all channels.
- All balancing timers are in hold or "freeze" state.
- BAL\_STAT[CB\_INPAUSE] = 1.
- Any unmasked fault detected during the pause state does not terminate cell balancing. This is because the pause event can be used during diagnostic and fault insertion can be part of the diagnostic.

Once the device exits the cell balancing pause state, the cell balancing resumes. Cell balancing timers will continue the count down. CB channels with non-zero values in their timers will continue with the balancing.

# 9.3.3.3.2 Cell Balancing Stop

Cell balancing stops in one of three conditions summarized in Table 9-5.

Stop Condition	Apply to Individual Channel?	Set BAL_STAT[CB_DONE] = 1?	
Cell balancing timer expires	Yes, this stop condition is monitored per channel	Yes, when all channels meet either stop condition 1 or stop	
CB channel voltage < VCB_DONE_THRESH register value	Yes, this stop condition is monitored per channel	condition 2.	
[FLTSTOP_EN] = 1 and unmasked fault is detected	No, this stops cell balancing on all channels	No, instead set <i>BAL_STAT[ABORTFLT]</i> = 1	

## Table 9-5. Cell Balancing Stop Conditions

Additionally, MCU can also force stop cell balancing on any particular channel or on all channels by either:

- Zeroing out the balancing timer setting and issuing [BAL\_GO] = 1.
- Setting a voltage greater than the CB channel voltage in the VCB\_DONE\_THRESH register and issuing [BAL\_GO] = 1.

Because the cell balancing timer is the primary control to start cell balancing, if the MCU resets all balancing timers to 0 with [BAL\_GO] = 1, the device does not start balancing and BAL\_STAT[CB\_DONE] remains 0.

On the other hand, if any of the cell balancing timers is non-zero but the VCB\_DONE\_THRESH register is set to a threshold greater than all CB channel voltages with [BAL\_GO] = 1, the device starts cell balancing because of non-zero values on the balancing timers, but immediately stops because of the VCB\_DONE\_THRESH stop condition. The BAL\_STAT[CB\_DONE] is set to 1 for this condition.

# 9.3.3.3.3 Remaining CB Time

Each channel has a balancing timer, when balancing starts, the timers start counting down from the configured balancing time set by *CB\_CELLn\_CTRL* registers, where n= 1 to 16. When balancing is pause, these timers are paused.

To read the remaining CB time, MCU set  $[BAL_TIME_SEL3:0]$  to select a single channel, then issue  $[BAL_TIME_GO] = 1$  which will load the remaining CB time of the selected channel to the  $BAL_TIME$  register. Repeat the steps to read other remaining CB time on other channels. This timer information is only valid if CB is running, in pause state or in a valid CB stop condition.

If  $BAL_TIME$  register reports 0x7F or 0xFF, which is not a valid value. This indicates the balancing configuration is keeping the balancing in a stop state, such as  $[BAL_GO] = 1$  with all balancing timer set to 0, or MCU never issue  $[BAL_GO] = 1$ .



#### Table 9-6. BAL\_TIME Register Status

CB Stop Condition	BAL_TIME Register
Cell balancing timer expires	The selected CB channel reports 0-s
CB channel voltage < VCB_DONE_THRESH register value	The selected CB channel reports the remaining CB time
[FLTSTOP_EN] = 1 and unmasked fault is detected	

# 9.3.3.4 Module Balancing

A small current can sink through GPIO as a way to balance the module voltage. The host can connect a loading resistor on the GPIO and configure the GPIO as digital output high which then loading current through CVDD that is regulated from the module stack. Such control can be turned on or off manually by the host.

Alternatively, the device can control this loading path through a function called module balancing (MB). The concept remains the same as depleting module voltage through a loading resistor connected to a GPIO (MB takes over GPIO3 for this function). However, host can set a module balancing timer and a stop threshold to automatically turn off the loading path through the module balancing function.




Figure 9-18. Module Balancing

## 9.3.3.4.1 Start Module Balancing

- 1. Set a non-zero value to the *MB\_TIMER\_CTRL* register.
- 2. Configure the stop MB voltage threshold in the VMB\_DONE\_THRESH register.
- 3. The stack module monitoring is performed through AUX ADC. So host starts AUX ADC in continuous.
- 4. Send BAL\_CTRL2[BAL\_GO] = 1.
- 5. GPIO3 will be taken over for this function and is set to digital output port and starts sinking current through a loading resistor. *BAL\_STAT[MB\_RUN]* = 1

## 9.3.3.4.2 Stop Module Balancing

Once started, MB stops if one of the following occurs:

• Balancing timer reaches *MB\_TIMER\_CTRL* setting, device will set *BAL\_STAT[MB\_DONE]* = 1.



- BAT voltage is less than VMB\_DONE\_THRESH setting (AUX ADC must be on), device will set BAL\_STAT[MB\_DONE] = 1.
- Host stops the balancing by setting MB\_TIMER\_CTRL = 0 and sends BAL\_CTRL2[BAL\_GO] = 1. BAL\_STAT[MB\_DONE] = 0.
- If BAL\_CTRL[FLTSTOP\_EN] = 1 and an unmasked fault is detected, BAL\_STAT[MB\_DONE] = 0

# Note


- There is no pause control (manual pause or thermal pause) to module balancing.
- If AUX ADC stops (either stopped by the host or device enters SLEEP mode) during module balancing, the device will not stop module balancing based on BAT voltage. Module balancing will stop by the MB timer expiration condition.
- BAL\_CTRL2[BAL\_ACT1:0] setting applies to the module balancing function as well. When the [MB\_DONE] = 1 (and [CB\_DONE] = 1 if CB is enabled), device can enter the power mode set by the [BAL\_ACT1:0] setting.

# 9.3.4 Integrated Hardware Protectors

The device integrates cell OV and UV protectors and thermistor OT and UT protectors with programmable thresholds independent of the ADC functionality or the ADC measurements path. The OVUV and OTUT protectors can operate in ACTIVE or SLEEP mode. The subsections below provide an overview of the protectors. See Section 9.3.6.4 for diagnostic control function and status of this block.

# 9.3.4.1 OVUV Protectors

A set window comparator provides cell voltage monitoring for all VC channels. This comparator function is entirely separate from the ADC function and as such, even if the ADC function fails, the analog comparators still flag the crossing of the overvoltage (OV) and undervoltage (UV) comparator thresholds. The programmed thresholds are translated through DACs to the comparators.



# Figure 9-19. OV and UV Protectors

The OV and UV thresholds set by OV\_THRESH and UV\_THRESH registers are the same for all VC channels. The active channels are defined by the ACTIVE\_CELL[NUM\_CELL3:0] bits. These bits set the highest active channel number and the device assumes any lower channels are also active.

The *UV\_DISABLE1* and *UV\_DISABLE2* registers setting disable any individual channel for UV detection, such as channel is connected to bus bar.

Otherwise, the OV protector detects an OV fault on a particular channel if the VC channel voltage is greater than the OV\_THRESH setting. The UV protector detects a UV fault on a particular channel if the VC channel voltage is less than the UV\_THRESH setting.



# 9.3.4.1.1 OVUV Operation Modes


The OV and UV protectors have several operation modes controlled by OVUV\_CTRL[OVUV\_MODE1:0] and is summarized in Table 9-7. To start the OVUV protectors, MCU sets OVUV\_CTRL[OVUV\_GO] = 1.

[OVUV_MOD1:0]	Operation Mode	Description
0b00	Stop OV and UV protectors	Stop OV and UV protectors
0b01	Round robin run	The OV and UV protectors are looping through all VC inputs. The active channels are checked against the OV and UV thresholds (Figure 9-19). The round robin cycle timing is always the same regardless of the number of the active channels. For the inactive VC channels, the digital logic simply ignores the detection outcome. The UV protector detects both UV_THRESH and VCB_DONE_THRESH.
0b10	OV and UV BIST run (diagnostic use, see Section 9.3.6.4 for details)	A BIST (built-in self-test) cycle on the OV and UV comparators and the detection paths. VCELL (VC channels) ADC measurement from the Main ADC and the OV and UV detections through the OVUV protectors are not available during this run. MCU shall stop ADC measurement when performing OVUV BIST.
0b11	Single channel run (diagnostic use, see Section 9.3.6.4 for details)	Use for checking the OV and UV DACs. The OV and UV comparator is locked to a single VC input channel in this mode. Channel is locked by OVUV_CTRL[OVUV_LOCK3:0].

## Table 9-7. OVUV Protector Operation Modes

If OVUV BIST run is in progress, but MCU start ADC, the ADC result registers will be held at 0x8000. ADC measurements will resume once OVUV BIST is completed and after t<sub>AFE SETTLE</sub> time pass.

If ADC is running, but MCU start OVUV BIST, the ADC result registers will be held at its last measurement. ADC measurement update resumes once OVUV BIST is completed and after t<sub>AFE SETTLE</sub> time pass



Note: The round robin cycle time is always the same regardless the number of active channel

Figure 9-20. OV and UV Round Robin Mode

## 9.3.4.1.2 OVUV Control and Status

# 9.3.4.1.2.1 OVUV Control

To start the OV and UV protectors, MCU sets  $OVUV\_CTRL[OVUV\_GO] = 1$ . When the device receives the GO command, it samples the following register settings and then starts the OVUV protectors accordingly. Any change of the settings below requires the MCU to resend another GO command to implement the new settings.

- OV\_THRESH register: Sets the OV threshold for all VC channels
- *UV\_THRESH* register: Sets the UV threshold for all VC channels



- VCB\_DONE\_THRESH register: Sets the VCB\_DONE threshold for cell balancing stop condition (if enabled)
- OVUV\_CTRL[OVUV\_MODE1:0]: OVUV operation mode selection
- · ACTIVE\_CELL register: Determines the inactive VC channel(s) and ignores the detection result accordingly
- UV\_DISABLE1 and UV\_DISABLE2 registers: Determines the inactive VC channel(s) and ignores the detection result accordingly.

The OVUV protectors can also operate in SLEEP mode. MCU first starts the protector in ACTIVE mode, then puts the device in SLEEP mode. The OVUV protectors will continue the operation until the MCU commands to stop or if the device shuts down.


# 9.3.4.1.2.2 OVUV Status

The  $DEV\_STAT[OVUV\_RUN] = 1$  indicates the OVUV protectors are running. The OV detection result is reflected in the FAULT\_OV1 and FAULT\_OV2 registers; the UV detection result is reflected in the FAULT\_UV1 and FAULT\_UV2 registers.

The VCB\_DONE detection is not a fault but a cell balancing stop condition. The result is reflected in a particular channel stopping cell balancing. See Section 9.3.3 for details.

# 9.3.4.2 OTUT Protector

A set window comparator provides temperature monitoring for all GPIO inputs with the external thermistor network pulled up to TSREF. This comparator function is entirely separate from the ADC function and, as such, even if the ADC function fails, the analog comparators still flag the crossing of the overtemperature (OT) and undertemperature (UT) comparator thresholds. The programmed thresholds are translated through DACs to the comparators.



# Figure 9-21. OT and UT Protectors

The OT and UT thresholds set by *OTUT\_THRESH[OT\_THR4:0]* and *OTUT\_THRESH[UT\_THR2:0]* bits are the same for all active GPIO inputs. The active GPIO inputs are defined by the *GPIO\_CONFn[GPIO\*2:0]* (where n = 1 to 4, \* = 1 to 8 for the corresponding GPIO input). The GPIO has to be configured as ADC and OTUT inputs to be considered as active GPIO inputs for the OTUT protectors.

The OTUT comparators use TSREF as reference, and so the detection is in ratiometric form. The OT protector detects an OT fault on a particular GPIO if the (GPIO voltage/TSREF) is less than the OTUT\_THRESH[OT\_THR4:0] setting. The UT protector detects a UT fault on a particular GPIO if the (GPIO



voltage/TSREF) is more than the OTUT\_THRESH[UT\_THR2:0] setting. The OTUT protectors assume the NTC thermistor is used for temperature monitoring.


MCU ensures TSREF is enabled before starting the OTUT protectors. Failing to do so, the OTUT protectors will flag all OT and UT faults on all GPIO inputs as an indication of abnormal detection.

# 9.3.4.2.1 OTUT Operation Modes

The OT and UT protectors have several operation modes controlled by OTUT\_CTRL[OTUT\_MODE1:0] and are summarized in Table 9-8. To start the OTUT protectors, the MCU sets OTUT\_CTRL[OTUT\_GO] = 1.

[OTUT_MOD1:0]	Operation Mode	Description
0b00	Stop OT and UT protectors	Stop OT and UT protectors
0601	Round robin run	The OT and UT protectors are looping through all GPIO inputs. The active GPIO inputs are checked against the OT and UT thresholds (Figure 9-22). The round robin cycle timing is always the same regardless of the number of the active GPIOs. For the inactive GPIO inputs, the digital logic simply ignores the detection outcome. The OT protector detects both OT threshold and OTCB threshold.
0b10	OT and UT BIST run (diagnostic use, see Section 9.3.6.4 for details)	A BIST (built-in self-test) cycle on the OT and UT comparators and the detection paths. Temperature (GPIO channels) ADC measurement from the main or AUX ADC and the OT and UT detections through the OTUT protectors are not available during this run.
0b11	Single channel run (diagnostic use, see Section 9.3.6.4 for details)	Used for checking the OT and UT DACs. The OT and UT comparator is locked to a single GPIO input channel in this mode. Channel is locked by OTUT_CTRL[OTUT_LOCK2:0].

Note: The round robin cycle time is always the same regardless of the number of active GPIO inputs





# 9.3.4.2.2 OTUT Control and Status

# 9.3.4.2.2.1 OTUT Control

Ensure TSREF is enabled. To start the OT and UT protectors, host MCU sets  $OTUT\_CTRL[OTUT\_GO] = 1$ . When the device receives the GO command, it samples the following register settings and then starts the OTUT protectors accordingly. Any change of the settings below requires the MCU to send another GO command to implement the new settings.

- OTUT\_THRESH[OT\_THR4:0]: Sets the OT threshold for all active GPIO inputs
- OTUT\_THRESH[UT\_THR2:0]: Sets the UT threshold for all active GPIO inputs



- OTCB\_THRESH register: Sets the OTCB threshold and COOLOFF hysteresis (if enabled)
- OTUT\_CTRL[OTUT\_MODE1:0]: OTUT operation mode selection
- GPIO\_CONF1 to GPIO\_CONF4: Determines the inactive GPIO channel(s) and ignores the detection result.

The OTUT protectors can also operate in SLEEP mode. MCU first starts the protector in ACTIVE mode, then puts the device in SLEEP mode. The OTUT protectors will continue the operation until the MCU commands them to stop or if device shuts down.

# 9.3.4.2.2.2 OTUT Status

The *DEV\_STAT[OTUT\_RUN]* = 1 indicates the OTUT protectors are running. The OT detection result is reflected in the *FAULT\_OT* register; the UT detection result is reflected in the *FAULT\_UT* register.

The OTCB detection is not a fault but a cell balancing pause condition. The result is reflected in a particular channel pausing cell balancing. See Section 9.3.3 for details.

# 9.3.5 GPIO Configuration

The device has eight GPIOs. Each GPIO can be programmed to be one of the configurations below through the *GPIO\_CONF1* to *GPIO\_CONF4* registers. Note that when the device is in SHUTDOWN mode all GPIOs will exibit a weak pull-down behaviour.

	DISAB LE	INPUT		OUTPUT		WEAK PULL-UP/ DOWN		SPECIAL			
GPIO	High-Z	Digita I	ADC & OTUT	ADC Only	High	Low	ADC & weak pull-up	ADC & weak pull-down	Module Balancing MB_TIMER_CTRL is not 0x00	SPI Master [SPI_EN] = 1	Fault Input [FAULT_IN_ EN] = 1
GPIO1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
GPIO2	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
GPIO3	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\sqrt{(\text{output, HIGH})}$		
GPIO4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		√ (SS)	
GPIO5	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\sqrt{(MISO)}$	
GPIO6	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		√ (MOSI)	
GPIO7	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\sqrt{(\text{SCLK})}$	
GPIO8	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			$\sqrt{(input, active low)}$

GPIO Configuration		Description
DISABLE	High-Z	This is the default GPIO configuration at reset if OTP is not programmed
	Digital	When GPIO is configured as Digital Input, the device detects the input voltage level to determine a 1 or 0 with respect to its $V_{IL}$ and $V_{IH}$ levels. The result is shown in the <i>GPIO_STAT</i> register.
INPUT	ADC and OTUT	The GPIO is configured to be measurable by the ADC (both main and AUX ADCs) and also as the input to the OTUT protectors. Example: use this selection for GPIO used for thermistor connection.
	ADC only	The GPIO is configured to be measurable by the ADC (both main and AUX ADCs) only. Example: use this selection to measurement voltage on GPIO.
OUTPUT	High	The GPIO is configured as digital output high (internally pull up to CVDD). The logic state is also shown in the <i>GPIO_STAT</i> register.
	Low	The GPIO is configured as digital output low. The logic state is also shown in the GPIO_STAT register.
WEAK PULL-	ADC and Weak Pull-up	The GPIO is pull up internally and is configured to measured by the ADC (both main and AUX ADCs)
UP/DOWN	ADC and Weak Pull-down	The GPIO is pull down internally and is configured to measured by the ADC (both main and AUX ADCs)



GPIO Configuration		Description			
	Module Balancing	When the <i>MB_TIMER_CTRL</i> register is non-zero, GPIO3 will be taken over to be used in the module balancing control. This configuration has higher priority over any of the INPUT/OUTPUT configurations on GPIO3.			
SPECIAL	SPI Master	When <i>GPIO_CONF1[SPI_EN]</i> = 1, GPIO4 to GPIO7 are taken over as the SPI master communication lines. This configuration has higher priority over any of the INPUT/OUTPUT configurations on GPIO4 to GPIO7.			
	Fault Input	When <i>GPIO_CONF1[FAULT_IN_EN]</i> = 1, GPIO8 is taken over as an input that if the GPIO was asserted (active low), will set <i>FAULT_SYS[GPIO]</i> = 1 and assert NFAULT (if enabled).			

# 9.3.6 Communication, OTP, Diagnostic Control


# 9.3.6.1 Communication

The device can operate as a standalone device in a multidrop configuration ( $DEV\_CONF[MULTIDROP\_EN]$  = 1) or as a base/stack device in a daisy chain configuration ( $DEV\_CONF[MULTIDROP\_EN]$  = 0). In multidrop configuration, the daisy chain communication is disabled and the host communicates only with a single device through UART interface. This document will focus on the daisy chain communication.

In daisy chain configuration, each device is identified by a 6-bit device address; hence, up to 64 devices can be connected in the daisy chain. In this configuration, a device is either defined to a base (interface with host through UART) or a stack (interface through the daisy chain ports COMH/COML to the base device). The base description in this document assumes the use of BQ7961x-Q1 as base device. If a communication extender (also known as bridge device) is used as a base, user must refer to the bridge device's datasheet for details.

## 9.3.6.1.1 Serial Interface

The device has a serial interface which uses UART protocol as the physical layer to communicate between base device and host. The communication is specified in a proprietary frame structure.



## Figure 9-23. UART Communication to Host



#### 9.3.6.1.1.1 UART Physical Layer

The UART interface follows the standard serial protocol of 8-N-1, where it sends information as a START bit, followed by eight data bits, and then one STOP bit. The STOP bit indicates the end of the byte. If a byte is received that does not have the STOP bit set, the *FAULT\_COMM1[STOP\_DET]* bit is set, indicating there may be a baud rate issue between the host and the device. The device supports 1-Mbps baud rate. Additionally, during development, a slower baud rate is needed to debug the communication, an optional 250-kbps baud rate can be enabled under communication debug mode.


The UART sends data on the TX pin and receives data on the RX pin. When idle, the TX and RX pins are high. The UART interface requires that RX is pulled up to CVDD through a resistor on the base device. The RX is pulled up on the device side. Do not leave RX unconnected. Ensure RX is connected directly to CVDD for stack devices.

The TX pin is disabled in stack devices, but must be pulled high through a resistor on the host side on base device to prevent triggering an invalid communications frame when the communication cable is not attached, or during power-off or SHUTDOWN state when TX is high impedance. TX is always pulled to CVDD internally while in ACTIVE or SLEEP mode, whether enabled or disabled. Leave TX unconnected if not used in stack devices.

The UART interface is strictly a half-duplex interface. While transmitting, any attempted communication on RX is ignored. The only exception is COMM CLEAR signal on RX pin, which immediately terminates the communication. See Section 9.3.6.1.1.1.3 for details.

## Using two STOP bits in UART:

The device can be set up with two stop bits ( $DEV\_CONF[TWO\_STOP\_EN] = 1$ ), the UART response frame transmits from device to host will always return with two STOP bits as shown below. Host is not required to send the command frame to the device with two STOP bits. The device is able to receive one or more stop bits with or without this function enabled.



# Figure 9-24. UART Response Frame with Two STOP Bits

Potential use of the two stop bits may be to:

- The host to gain extra time to process the data before receiving next data frame.
- The clock tolerance between device and host might cause the data detection out of sync. Having two STOP bits allows re-synchronization of the communication; hence, improving communication robustness.

Although UART is only used by the base device, if the [*TWO\_STOP\_EN*] = 1, the stack devices also set the [*TWO\_STOP\_EN*] = 1 even though UART is not used in stacks. It is because the stack devices will use the bit setting to determine the proper gap applying between two communication frames.

## 9.3.6.1.1.1.1 UART Transmitter

The transmitter is configured to wait a specified number of bit periods after the last bit reception before starting transmissions using the *TX\_HOLD\_OFF* register. This provides time for the host to switch the bus direction at the end of its transmission. The UART transmitter is disabled by default in the stack devices.






Figure 9-25. UART TX\_HOLD\_OFF

## 9.3.6.1.1.1.2 UART Receiver

While the device is transmitting data on TX, RX is ignored except when receiving a COMM CLEAR. To avoid collisions during data transmission up the daisy-chain interface, the host must wait until all bytes of a communication transmission are received from the device before attempting additional communication to the device. If the host starts a transmitting without waiting to receive the preceding transaction's response, the communication is not considered reliable and the host must send a COMM CLEAR to restore normal communications to the base device.

#### 9.3.6.1.1.1.3 COMM CLEAR

A COMM CLEAR is sent on the RX pin of the base device. It does not send to the stack devices. RX cannot be disabled and a COMM CLEAR can be sent at any time regardless of the TX status. Ensure that the COMM CLEAR does not exceed the maximum value of  $t_{UART(CLR)}$  bit periods, as this may result in recognition of other communication pings.




Figure 9-26. UART COMM CLEAR

Use the COMM CLEAR command to clear the receiver and instruct the UART engine to look for a new start of frame. The next byte following the COMM CLEAR is always considered a start-of-frame byte. When detected, a COMM CLEAR sets the *FAULT\_COMM1[COMMCLR\_DET]* flag. The host must wait at least t<sub>UART(RXMIN)</sub> after the COMM CLEAR to start sending a new frame. It should be noted that in addition to the *[COMMCLR\_DET]* flag, the *FAULT\_COMM1[STOP\_DET]* flag is also set because the COMM CLEAR timing violates the typical byte timing and the STOP bit is seen as 0.

A SLEEPtoACTIVE ping/tone also clears the UART receiver. This ping/tone sets the [COMMCLR\_DET] flag when transiting from SLEEP to ACTIVE mode. If this ping/tone is sent during ACTIVE mode, the [COMMCLR\_DET] and [STOP\_DET] flags are set.

Copyright © 2022 Texas Instruments Incorporated



# COMM CLEAR sent during daisy chain communication:

When a read command is sent, but the response has not yet completely returned to the host, if a COMM CLEAR is received in the base device at this condition, the device response is discarded. In addition, the stack devices do not see the COMM CLEAR and continue to send their responses which are forwarded to the host, resulting in host receiving unexpected response frames. Hence, host should avoid this condition by waiting until all responses are received from the stack before sending a COMM CLEAR.

lf the above condition occurs. the base device low-level communication debua register DEBUG UART RR TR[TR WAIT] waiting (indicating device is to transmit response) or DEBUG\_UART\_RR\_TR[TR\_SOF] (indicating a COMM CLEAR is received while device is transmitting data) bits can be set depending on the timing in receiving the COMM CLEAR signal.

When using the multidrop configuration, a COMM CLEAR signal must be used before every frame to ensure consistent communication.

#### 9.3.6.1.1.2 Command and Response Protocol

The host initiates every transaction between the host and device. The device never transmits data without first receiving a command frame from the host. A command frame is a communication frame sent from host to the device; a response frame is a response (to a read command) from device to host. After a command frame is transmitted, the host must wait for all expected responses to be returned (or a timeout in case of error) before initiating a new command frame. The commands supported by the device are listed in Table 9-9:

Command	Description
Single Device Read	To read a register(s) from a single device (base or stack)
Single Device Write	To write a register(s) to a single device (base or stack)
Stack Read	To read a register(s) from the stack devices only. The device must be configured as a stack device with <i>COMM_CTRL[STACK_DEV]</i> = 1 to respond to Stack Read commands
Stack Write	To write a register(s) for only the stack devices. The device must be configured as a stack device with COMM_CTRL[STACK_DEV] = 1 to respond to Stack Write commands.
Broadcast Read	To read a register(s) for all of the devices in the daisy chain, including base device.
Broadcast Write	To write a register(s) for all of the devices in the daisy chain, including base device.
Broadcast Write Reverse Direction	To send a broadcast write in the reverse direction set by <i>CONTROL1[DIR_SEL]</i> bit. This command is intended to be used for switching the communication direction with the RING interface.

#### Table 9-9. Commands

#### 9.3.6.1.1.2.1 Transaction Frame Structure

The protocol layer is made up of transaction frames. There are two basic types of transaction frames: command frames (transactions from host) and response frames (transactions from device). The transaction frames are made up of the following five field types:

- Frame initialization (INIT, 1-byte)
- Device address (DEV ADR, 1-byte)
- Register address (REG ADR, 2-byte)
- Data (DATA, various byte length)
- Cyclic redundancy check (CRC, 2-byte)

## 9.3.6.1.1.2.1.1 Frame Initialization Byte

The frame initialization byte is used in both command and response frames. It is always the first byte of the frame. The frame initialization byte performs two functions. First, it defines the frame as either a command frame (host) or a response frame (device). Second, it defines the length of the frame that follows after the frame initialization byte. This provides the receiver an exact number of bytes to expect for a complete command or response.

			Command Frame	F	Response Frame
	Bit	Bit Name	Bit Name Description		Description
INIT	7	FRAME_TYPE	1 = Define Command Frame	FRAME_TYPE	0 = Defines Response Frame
	6	REQ_TYPE	000 = Single Device Read	RESPONSE_BYTE	Number of the data bytes
	5		001 = Single Device Write 010 = Stack Read		0x00 = 1 byte 0x01 = 2 bytes
	4		011 = Stack Write 100 = Broadcast Read 101 = Broadcast Write 110 = Broadcast Write Reverse 111 = RSVD <sup>(1)</sup>		0x7F = 128 bytes
	3	RSVD	Reserved. This bit is ignored		
	2	DATA_SIZE	Number of data bytes of the command		
	1		frame, excluding device address, register address or CRC		
	0		000 = 1 byte 001 = 2 bytes : 111 = 8 bytes		

# Table 9-10. Command Frame Initialization Byte Definition

(1) No function to this selection, however, selecting this setting will set the DEBUG\_COMMH[RC\_IERR] or DEBUG\_COMMH[RC\_IERR] flag depends on which daisy chain interface receives the command frame.

# 9.3.6.1.1.2.1.2 Device Address Byte

The device address byte identifies the device targeted by the single device read/write command. This byte is omitted for broadcast, stack, and broadcast reverse direction command frames. All response frames contain the device address byte. In single device read/write commands, the device that contains a matching value in the  $DIR0\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_ADDR$  (used for communication direction with  $CONTROL1[DIR\_SEL] = 0$ ) or in  $DIR1\_SEL] = 0$  or in  $DIR1\_SEL]$  or in  $DIR1\_SEL] = 0$  or in  $DIR1\_SEL]$  or in  $DIR1\_SEL$ 

			Command Frame	Response Frame							
	Bit	Bit Name	Description	Bit Name	Description						
DEV ADR	7	RSVD	Should always write 0	RSVD	Should always write 0						
	6 RSVD Should always writ	Should always write 0	RSVD	Should always write 0							
	5 to 0	Device Address	Set the device address range from 0x00 to 0x3F	Device Address	Set the device address range from 0x00 to 0x3F						

# Table 9-11. Device Address Byte Definition

#### 9.3.6.1.1.2.1.3 Register Address Bytes

Register addresses are two bytes in length. Any write command to an invalid register address is ignored. Any read from an invalid register returns a 0x00 response. This is true for command frames sent to an individual register with invalid address, or as part of command sent to multiple registers with invalid addresses. When read/write addresses a block of registers with only some invalid addresses, the valid addresses respond as normal, while the invalid addresses respond as previously described.

			Command Frame	Response Frame		
	Bit	Bit Name	Description	Bit Name	Description	
REG_ADR	7 to 0	Register Address (MSB)	Target or beginning of the register address	Register Address (MSB)	Target or beginning of the register address	
	7 to 0	Register Address (LSB)	Target or beginning of the register address	Register Address (LSB)	Target or beginning of the register address	

## Table 9-12. Register Address Byte Definition



# 9.3.6.1.1.2.1.4 Data Bytes

The number of data bytes and the relevant information they convey is determined by the type of command frame sent and the target register specified in that command frame. When part of a command frame, the data bytes contain the values to be written to the registers. When part of a response frame, the data bytes contain the values returned from the registers.

			Command Frame	Response Frame		
	Bit	Bit Name	Description	Bit Name	Description	
	7	Data Byte[0]	For Write command: Data value to be written to the register(s) is specified in the REG_ADR frame For Read command: Specify the number of bytes need to be returned by the read command. 0x00 = 1 byte 0x01 = 2 bytes : 0x7F = 128 bytes	Data Byte[0]	Data value return from the register(s) is specified in the REG_ADR frame	
	6					
	5					
	4	]				
	3					
	2					
	1					
	0					
DATA						
	7	Data Byte	For Write command: Data value to be written to the register(s) is specified in the REG_ADR frame	Data Byte [n]	Data value return from the register(s) is specified in the REG_ADR frame	
	6	[n]				
	5					
	4	]				
	3	]				
	2	-				
	1					
	0					

## Table 9-13. Data Bytes Definition

## 9.3.6.1.1.2.1.5 CRC Bytes

The device uses a CRC (cyclic redundancy check) to protect data integrity during transmission. The CRC represents the remainder of a process analogous to polynomial long division, where the frame being checked is divided by the generator. The CRC appended to the frame is the remainder. Because of this process, when the device receives a frame, the CRC calculated by the receiver across the entire frame including the transmitted CRC will be zero, indicating a correct transmission and reception. A non-zero result indicates a communication error. Specifically, the device uses the CRC-16-IBM polynomial ( $x^{16} + x^{15} + x^2 + 1$ ) with 0xFFFF initialization.

The CRC value is checked as the first step after receiving the communication frame. If the CRC is incorrect, the entire frame is discarded and not processed. Any additional frame errors are not checked and any errors are not indicated other than CRC error. The bytes are still transferred up or down the stack, thus every device that processed the frame will indicate a CRC error. This results in multiple devices indicating CRC faults on the same communication frame.

## 9.3.6.1.1.2.1.6 Calculating Frame CRC Value

The CRC calculation by the transmitter is in bit-stream order across the entire transmission frame (except for the CRC). When determining bit-stream order for implementing the CRC algorithm, it is important to note that protocol bytes transmit serially, least-significant bit first. Figure 9-27 illustrates the bit-stream order concept.






Figure 9-27. Bit-Stream Order Explanation

The CRC (0x0000) is appended to the end of the bit-stream. This bit-stream is then initialized by XOR'ing with 0xFFFF to catch any leading 0 errors. This new bit-stream is then divided by the polynomial (0xC002) until only the 2-byte CRC remains. During this process, the most significant 17 bits of the bit stream are XOR'd with the polynomial. The leading zeroes of the result are removed and that result is XOR'd with the polynomial once again. The process is repeated until only the 2-byte CRC remains. For example:

Example 1: CRC Calculation Using Polynomial Division

Command Frame = 0x80 00 02 0F 0B (0b1000 0000 0000 0000 0000 0010 0000 1111 0000 1011) Command Frame in bit stream order = 0x01 00 40 F0 D0 (0b0000 0001 0000 0100 0100 0101 111 0000 1101 0000) After Initialization (XOR with 0xFFFF) = 0b1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 1111 1110 1111 1111 0100 0000 1111 0000 1101 0000 0000 0000 0000 #append 0x0000 for CRC 1100 0000 0000 0010 1 #XOR with polynomial 0011 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 11 1110 1111 1101 1100 0000 1111 0000 1101 0000 0000 0000 0000 0000 #delete leading zeros from previous result 11 0000 0000 0000 101 #XOR with polynomial 00 1110 1111 1101 0110 0000 1111 0000 1101 0000 ..... 1100 0110 0000 0001 0000 0000 1100 0000 0000 0010 1 #XOR with polynomial 0000 0110 0000 0011 1000 0000 110 0000 0011 1000 0000 110 0000 0000 0001 01 #XOR with polynomial 000 0000 0011 1001 0100 0000 0011 1001 0100 #CRC result in bit stream order 1100 0000 0010 1001 #final CRC result in normal order CRC final 0xC029

## 9.3.6.1.1.2.1.7 Verifying Frame CRC

There are several methods for checking the CRC of a frame. One method is to simply calculate the CRC for the transmitted command except the last two bytes (CRC bytes) using the method described in the previous section, and then compare that result with the transmitted CRC bytes. A more simple option is to run the entire transmission through the CRC algorithm. If the CRC is correct, the result is 0000. In this case, the initial zero padding of the bit-stream with 16 zeroes is not necessary. Using the previous result and running through the algorithm produces the following results:

Example 1: CRC Verification Using Polynomial Division:



#### Note

The result of '0b0000 0000 0000 0000' for the CRC indicates a successful check.

#### 9.3.6.1.1.2.2 Transaction Frame Examples

Transaction frames are created using the frame structure discussed in the previous sections. This section outlines how the command and response frames are passing through the daisy chain. The CRC values in the examples are correct and can be used to verify the customer CRC algorithm. The CRC is verified by the device with every received command frame and the command is not executed unless the CRC is valid.

#### 9.3.6.1.1.2.2.1 Single Device Read/Write

#### Single Device Read:

Device address must be set up before using this command. A single device read generates a response frame whose length depends on the requested number of register bytes read. The command frame send by host must contain the register address to start at (address field) and the number of bytes to return (number of registers to read). The DATA\_SIZE field in the initialization byte for the single device read command is always 0b000.

The command frame travels to all devices in the daisy chain, but only the device that matches the command frame's device address field will respond to the single device read command. The corresponding device will respond with returned data request by the single device read, following the response frame format.

#### Single Device Write:

Device address must be set up before using this command. A write command for a single device enables the customer to update up to eight consecutive registers with one command. The single device write command frame must contain the register address to start at (address field) and the data bytes to write to the registers. The DATA\_SIZE field in the initialization byte for the single device write command is the number of registers to update.

The command frame travels to all devices in the daisy chain, but only the device that matches the command frame's device address field will execute the single device write command.






Figure 9-28. Single Device Read/Write

		Single Read Command Sent by Host	Sin	Single Write Command Sent by Host		
Example		Read 16 Cell Voltages from S2	Write OTP Unlock Code to OTP_PROG_UNLOCK1A to 1D Registers			
Frame Field	Data	Comments	Data	Comments		
Initialization Byte	0x80	Always 0x80 FRAME_TYPE = 1 REQ_TYPE = 0b000 = Single Read DATA_SIZE = 0b000	0x93	0x90 for 1 byte data write, 0x91 for 2 bytes data write, 0x92 for 3 bytes data write, and so on. For this example: FRAME_TYPE = 1 REQ_TYPE = 0b001= Single Write DATA_SIZE = 0b11 = 4 bytes		
Device Address	0x02	Device address 0x02 (S2) in this example	0x02	Device address 0x02 (S2) in this example		
Register Address	0x0568	Start address of the register block to read (address of VCELL16_HI in this example)	0x0300	Start address of the register block to write (address of OTP_PROG_UNLOCK1A in this example)		
Data	0x1F	Instruct the target device to return 32 bytes of data (that is, from address 0x0568 to 0x0587), assuming each VCELLn_HI = 0x80, VCELLn_LO = 0x00, where n = 1 to 16.	0x02B7 78BC	The unlock value to OTP_PROG_UNLOCK1A to OTP_PROG_UNLOCK1D		
CRC	0x5A6F		0xB8AE			

# Table 9-14. Single Device Read/Write

## 9.3.6.1.1.2.2.2 Stack Read/Write

## Stack Read:

The device address, *COMM\_CTRL[STACK\_DEV]* bit and *[TOP\_STACK]* bit must be configured before using this command. A stack read command generates a number of response frames depending on the number of devices in the stack (that is, device with *COMM\_CTRL[STACK\_DEV]* = 1), whose length depends on the requested number of register bytes read. The stack read command frame must contain the register address to start at (address field) and the number of bytes to return (number of registers to read). The DATA\_SIZE field in the initialization byte for the read command is always 0b000.

Copyright © 2022 Texas Instruments Incorporated



The command frame travels to all devices in the daisy chain, but only the device with *COMM\_CTRL[STACK\_DEV]* = 1 will respond. During the response, the device with *COMM\_CTRL[TOP\_STACK]* = 1 will return the response frame first. Each device (address N) in the stack waits until the device above (address N+1) responds before appending its response frame. The CRC is validated while receiving the responses. If a CRC error occurs in the response frame from address N+1, device N does not append its message and an invalid CRC fault is generated.

Use Figure 9-29 with the example of using reading 16 cell voltages from S1 to S3. The response to this command is 3 separate response frames (one response frame per device), each frame with a total length of 38 bytes (32 data bytes + 6 protocol bytes). Although the stack read command does not contain the device address field, each response frame will contain the corresponding device address field associating the data to a particular device. The host will receive a response frame from S3 first (ToS), following with a response frame from S2, and finally the response frame from S1.

# Stack Write:

The COMM\_CTRL[STACK\_DEV] must be configured before using this command. A stack write command enables the host to update up to eight consecutive registers for the stack devices (that is, device with COMM\_CTRL[STACK\_DEV] = 1) with one command. The command frame must contain the register address to start at (address field) and the data bytes to write to the registers. The DATA\_SIZE field in the initialization frame is the number of registers to update.

The command frame travels to all devices in the daisy chain, but only the device with *COMM\_CTRL[STACK\_DEV]* = 1 will execute the command.




Figure 9-29. Stack Read/Write



		Stack Read Command Sent by Host	Stack Write Command Sent by Host			
Example		Read 16 Cell Voltages from S1 to S3	Write OTP Unlock Code to OTP_PROG_UNLOCK1A to 1D Registers to S1, S2, and S3			
Frame Field	Data	Comments	Data	Comments		
Initialization Byte	0xA0	Always 0xA0 FRAME_TYPE = 1 REQ_TYPE = 0b010 = Stack Read DATA_SIZE = 0b000	0xB3	0xB0 for 1 byte data write, 0xB1 for 2 bytes data write, 0xB2 for 3 bytes data write, and so on. For this example: FRAME_TYPE = 1 REQ_TYPE = 0b011= Stack Write		
				DATA_SIZE = 0b011 = 4 bytes		
Device Address	N/A	No need to include the device address byte in command frame	N/A	No need to include the device address byte in command frame		
Register Address	0x0568	Start address of the register block to read (address of VCELL16_HI in this example)	0x0300	Start address of the register block to write (address of OTP_PROG_UNLOCK1A in this example)		
Data	0x1F	Instruct each device to return 32 bytes of data (that is, from address 0x0568 to 0x0587), assuming each VCELLn_HI = 0x80, VCELLn_LO = 0x00, where n = 1 to 16.	0x02B7 78BC	The unlock value to OTP_PROG_UNLOCK1A to OTP_PROG_UNLOCK1D		
CRC	0x5C2D		0x0BD7			

# Table 9-15. Stack Read/Write

# 9.3.6.1.1.2.2.3 Broadcast Read/Write

## Broadcast Read:

The device address and *[TOP\_STACK]* bit must be configured before using this command. A broadcast read command generates a number of response frames depending on the number of devices in the daisy chain (both stack and base devices), whose length depends on the requested number of register bytes read. The broadcast read command frame must contain the register address to start at (address field) and the number of bytes to return (number of registers to read). The DATA\_SIZE field in the initialization byte for the read command is always 0b000.

The command frame travels to all devices in the daisy chain, every device will respond. During the response, the device with  $COMM\_CTRL[TOP\_STACK] = 1$  will return the response frame first, each device (address N) in the stack waits until the device above (address N+1) responds before appending its response frame. The CRC is validated while receiving the responses. If a CRC error occurs in the response frame from address N+1, device N does not append its message and an invalid CRC fault is generated.

Use Table 9-16 with the example of reading 16 cell voltages from B0 to S3. The response to this command is 4 separate response frames (one response frame per device), each frame with a total length of 38 bytes (32 data bytes + 6 protocol bytes). Although the broadcast read command does not contain the device address field, each response frame will contain the corresponding device address field, associated the data to a particular device. The host will receive the response frame from S3 first (ToS), following with the response frame from S2, then S1, and finally the response frame from B0.

## Broadcast Write:


This command can be used without auto-addressing. A broadcast write command enables the host to update up to eight consecutive registers for all devices in the daisy chain with one command. The command frame must contain the register address to start at (address field) and the data bytes to write to the registers. The DATA\_SIZE field in the initialization frame is the number of registers to update.

The command frame travels to all the devices in the daisy chain, and every devices in the daisy chain will execute the command.

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1

SLUSE81D - AUGUST 2020 - REVISED SEPTEMBER 2022





# Figure 9-30. Broadcast Read/Write

	Table 9-16. Broadcast Read/Write					
	Br	oadcast Read Command Sent by Host	Broadcast Write Command Sent by Host			
Example		Read 16 Cell Voltages from B0 to S3		Write OTP Unlock Code to OTP_PROG_UNLOCK1A to 1D Registers to B0, S1, S2, and S3		
Frame Field	Data	Comments	Data	Comments		
Initialization Byte	0xC0	Always 0xC0 FRAME_TYPE = 1 REQ_TYPE = 0b100 = Broadcast Read DATA_SIZE = 0b000	0xD3	0xD0 for 1 byte data write, 0xD1 for 2 bytes data write, 0xD2 for 3 bytes data write, and so on. For this example: FRAME_TYPE = 1 REQ_TYPE = 0b101= Broadcast Write DATA_SIZE = 0b011 = 4 bytes		
Device Address	N/A	No need to include the device address byte in command frame	N/A	No need to include the device address byte in command frame		
Register Address	0x0568	Start address of the register block to read (address of VCELL16_HI in this example)	0x0300	Start address of the register block to write (address of OTP_PROG_UNLOCK1A in this example)		
Data	0x1F	Instruct each device to return 32-bytes of data (that is, from address 0x0568 to 0x0587), assuming each VCELLn_HI = 0x80, VCELLn_LO = 0x00, where n = 1 to 16.	0x02B7 78BC	The unlock value to OTP_PROG_UNLOCK1A to OTP_PROG_UNLOCK1D		
CRC	0x422D		0x6BD1			


# Table 9-16. Broadcast Read/Write

## 9.3.6.1.1.2.2.4 Broadcast Write Reverse Direction

Usually, device is expecting to receive communication based on the [DIR\_SEL] setting. If a device receives communication frame opposite to the [DIR\_SEL] setting, such as receiving command frame from COMH while  $[DIR\_SEL] = 0$ , it will flag the communication as error. The broadcast write reverse direction is a command used to change flip the [DIR\_SEL] setting when host needs to switch the daisy chain communication direction. This command is expected to receive from an opposite direction than the [DIR\_SEL] setting during reverse communication direction procedure. See Section 9.3.6.1.3.4 for details.



Although the broadcast write reverse direction is allowed to write any register value to the device, it is not recommended to write any other register setting other than the *CONTROL1[DIR\_SEL]* to avoid communication collisions. Communication collisions are not detected and result in corrupted communication on the stack interface.



**Reverse Broadcast Write Command** 

#### Figure 9-31. Broadcast Write Reverse Direction

	Broadcast Write Reverse Direction Command Sent by Host		
Example	Set the [DIR_SEL] = 1 on All Devices in the Daisy Chain		
Frame Field	Data	Comments	
Initialization Byte	0xE0	Always 0xE0 FRAME_TYPE = 1 REQ_TYPE = 0b110 = Broadcast Write Reverse Direction DATA_SIZE = 0b000	
Device Address N/A		No need to include the device address byte in command frame	
Register Address	0x0309	Address of CONTROL1 register	
Data	0x80	Set CONTROL1[DIR_SEL] = 1	
CRC	0xC014		

Copyright © 2022 Texas Instruments Incorporated



## 9.3.6.1.2 Daisy Chain Interface

The daisy chain communication is created using differential signaling to minimize Electro-Magnetic Susceptibility (EMS) and Bulk Current Injection (BCI) immunity. The differential communication transmits true and complement data on the COM\*P and COM\*N pins, respectively. In a multiple device stack, there are configurations where the devices are physically located on the same board or located in entirely separate packs connected with twisted-pair wiring.

The device supports the use of transformers or capacitors to electrically isolate the signals between devices in the stack. For applications that have multiple devices on the same PCB, a single level-shifting capacitor is connected between the COMH/L pins of the devices. For extremely noisy environments, additional filtering may be necessary. For devices that are separated by cabling, additional isolation components are used. See Section 10 for specific details on selecting components.

## 9.3.6.1.2.1 Daisy Chain Transmitter and Receiver Functionality

The daisy chain is bi-directional and half duplex, and, therefore, has a transmitter (TX) and receiver (RX) on the COMH and COML interfaces. The TX and RX functions are controlled automatically by the hardware based on the device's base/stack detection. When a WAKE ping/tone is received, the communication direction is set by *CONTROL1[DIR\_SEL]* and the *COMM\_CTRL[TOP\_STACK]* configurations. See Section 9.3.6.1.3 for details. Additionally, a user overwrite to take over the complete control of the COMH and COML is available under communication debug mode using the *DEBUG\_CTRL\_UNLOCK*, *DEBUG\_COMM\_CTRL1*, and *DEBUG\_COMM\_CTRL2* registers. See Section 9.5.4.14 for details.

#### 9.3.6.1.2.2 Daisy Chain Protocol

The differential daisy chain (vertical) interface uses an asynchronous 13-bit byte-transfer protocol. Data is transferred LSB first and every bit is duplicated (with a complement) to ensure the transmission has no DC content.




Figure 9-32. Daisy Chain Bit Definition

A byte starts with a Preamble, followed by two SYNC bits, a start-of-frame bit, eight data bits starting from the LSB D0 to MSB D7 (D0 is transmitted just after State-Of-Frame and D7 comes last before the Byte Error and Postamble).

The device extracts timing information using the Preamble and SYNC bits to decode the rest of the bit value in the byte. If any of the following errors is detected, the byte is not processed and register error bit is set.

• The Preamble and SYNC bits are known values, if the decoded value has error, the *DEBUG\_COMH/ L\_BIT[SYNC1]* = 1 depends on which COM port receives this data.



 If timing extracted from the Preamble and SYNC bits is outside of the expected range, the DEBUG\_COMH/ L\_BIT[SYNC2] = 1.

Once the two valid SYNC bits are received, the additional bits are decoded and sent to the command processor. The device continues to detect any error on this byte, and if error is detected, the Byte Error (BERR) bit will be set in this byte. The *DEBUG\_COMH/L\_BIT[PERR]* = 1 depends on which COM port detects the error. The following condition will set the BERR bit in the byte.

 Not sufficient samples to indicate the logic level of a bit. That is, a bit is decoded as not a strong 1 or strong 0. The DEBUG\_COMH/L\_BIT[BIT] = 1 depends on which COM port detects the error.

In the meantime, each bit is still being retransmitted to the next device. If the device is unable to decode a 1 or a 0 for the bit, it will retransmit with 0 with the BERR bit set in the byte. When the new device detects the BERR bit is set to 1 in the receiving byte, it will ignore the questionable byte and set the *DEBUG\_COMH/*  $L_BIT[BERR_TAG] = 1$ , indicating a byte is received with BERR. The questionable byte being ignored is likely to cause other communication errors and is likely to trigger the *DEBUG\_COMH/L\_BIT[PERR]* = 1 being set in the new device as well. The questionable byte continues to be retransmitted up the daisy chain with BERR set and the process continues.




Figure 9-33. Daisy Chain Byte Definition

Table	9-18. [	Daisy (	Chain	Byte	Definition

Bit Field	Description
,	Indicates a start of transaction, signaling the receiver to start sampling. This half-bit and the following two SYNC bits are used to extra timing information.
	Always 0b00. The SYNC bits are used for the digital to assess the timing and noise level on the byte, improving the detection of a 1 and 0 in a noisy environment.



# Table 9-18. Daisy Chain Byte Definition (continued)

Bit Field	Description
Start-Of-Frame (1- bit)	The Start-Of-Frame (SOF) bit indicates the follow-on data byte is the initialization byte, a start of a communication transaction frame. Stack device needs this information to process the communication. For command frame transaction, the base device is responsible to set the SOF bit as it translates the UART communication to the daisy chain communication. The initialization byte contains data size information. Based on the data size information, the base device would count the number of bytes received and set the next SOF bit accordingly. The UART COMM CLEAR signal resets the UART receiver which includes the frame handling of the logic. Hence, the next byte after COMM CLEAR must have SOF set to 1 because the COMM CLEAR indicates the system clears UART and re-starts the communication.
Data[7:0]	The actual byte of the communication transaction frame
Byte Error BERR (1-bit)	Indicates an error detected in this byte. When a device receives a byte with BERR set by the lower device, it will retransmit the byte also with <i>BERR</i> = 1. Because each data bit is re-clocked from one device to the next, the next device may not detect a communication error. However, the tag of the <i>[BERR]</i> bit would indicate this communication frame has an error during its previous transaction.
Postamble (half- bit)	Indicates the end of transaction

Each byte is transmitted at 2 MHz (250 ns per pulse or 500 ns per couplet). The time between each byte depends on the UART baud rate (1 Mbps in normal operation), but the byte time is always the same. The communication frame is defined with idle time between byte. In some rare cases, communication signal may not terminate cleanly, leaving ringing at the end of a byte. In such case, increasing the byte to byte gap can improve the communication robustness. The device allows additional byte gap insert between bytes in the response frame through *STACK\_RESPONSE* register setting.




Figure 9-34. Daisy Chain Byte Transfer

## 9.3.6.1.3 Start Communication

From SHUTDOWN or after device reset, host follows the following steps to bring up the devices for communication.

- Host sends a WAKE ping to reset or bring the devices to ACTIVE mode. In this process, the devices in the daisy chain will configure their own COMH and COML ports based on their position in the daisy chain (base device or stack device)
  - After this step, the broadcast write is supported.
- Host performs auto-addressing to assign a device address to each device
  - After this step, the broadcast read/write and single device read/write are supported.
- Host configures the COMM\_CTRL[STACK\_DEV] and [TOP\_STACK] bits. The Top of Stack (ToS) device will
  disable its transmitter of the COMH (or COML based on communication direction)
  - After this step, all commands, broadcast read/write, single device read/write, and stack read/write are supported.






Figure 9-35. Configure Device for Communication

# 9.3.6.1.3.1 Identify Base and Stack

A WAKE ping/tone is used for the device to identify its position in the daisy chain.

- Base device: a device interfaces with host through UART
- Stack device: a device interfaces with the base device through COMH and COML

A base device will be woke up by a WAKE ping through RX pin, while a stack device will be woke up by WAKE tone via the COMH/COML port. Hence, a device is using a WAKE ping or WAKE tone to identify itself as base or stack. This information is stored in the AVAO\_REF block which is available in all power modes and is refreshed whenever a WAKE ping/tone is received.

Using the CONTROL1[DIR\_SEL] setting, a base device will disable the unused daisy chain ports (transmitter and receiver). If host changes the CONTROL1[DIR\_SEL] setting, the base device will reconfigure its COMH/ COML.

## Note

The host starts communication at least 100  $\mu$ s after changing the [DIR\_SEL] setting to ensure the device finishes the COMH/COML reconfiguration.

## 9.3.6.1.3.2 Auto-Addressing

Every device must have a unique device address for the read protocol to work. If, for any reason, two devices are assigned with the same device address, it is likely that broadcast and stack reads do not work. Additionally, single device read to the doubled address results in destroyed communication.

The default device address, assuming the device address in OTP is not programmed, is 0x00. For a host to talk to a standalone device (that is, a stack consisting with only one device), host can simply use the default 0x00 device address. Otherwise, device address follows the rules below:


- Base device address can start with any value, it is not necessary for it to be 0x00
- All device addresses must be sequential. That is, if base is 0x00, the next device must be 0x01, and next must be 0x02, and so on.

Before starting the auto-addressing procedure, all devices must be in ACTIVE mode. In this state, the device will only be able to process broadcast write command, which will be the command used for the auto-addressing procedure. Based on the *CONTROL1[DIR\_SEL]* setting, the auto-addressing procedure sets up the device address to either *DIR0\_ADDR* register (when [*DIR\_SEL*] = 0) or *DIR1\_ADDR* register (when [*DIR\_SEL*] = 1).



#### 9.3.6.1.3.2.1 Setting Up the Device Addresses

The *CONTROL1[ADDR\_WR]* bit enables the auto-addressing mode. In this mode, the device turns off its COMH/COML (depends on the *[DIR\_SEL]* setting) transmitter for one communication frame (following the auto-addressing procedure, that will be its own device's address), clear the *CONTROL1[ADDR\_WR]* = 0. When the next communication is received (following the auto-addressing procedure, it will be the next device's address), the device will forward the communication to the next device.



## Figure 9-36. Auto-Addressing

## 9.3.6.1.3.2.2 Setting Up COMM\_CTRL[STACK\_DEV] and [TOP\_STACK]

The last procedure in the auto-addressing is to configure the *COMM\_CTRL[STACK\_DEV]* and *[TOP\_STACK]* settings. These bits need to be configured for the broadcast read and stack read/write to work properly.

- Base device: [STACK\_DEV] = 0 and [TOP\_STACK] = 0
- Stack devices (except ToS device): [STACK\_DEV] = 1 and [TOP\_STACK] = 0
- ToS device: [STACK\_DEV] = 1 and [TOP\_STACK] = 1

Table 9-19 shows the auto-addressing steps, assuming *CONTROL1[DIR\_SEL]* = 0 (that is, each device will be set up to transmit command frame sent by host from its COML to COMH).

# Table 9-19. Auto-Addressing

Procedure	
This step is required if a device reset has occurred before performing the auto-addressing procedure. Dummy Write to synchronize all daisy chain devices DLL (delay-locked loop) ramp in write direction. Host sends broadcast write to write 0x00 to ECC_DATA1 to ECC_DATA8 registers.	
Enable auto-addressing procedure. Host sends broadcast write to set <i>CONTROL1[ADDR_WR]</i> = 1.	
Sending in the device addresses. Host sends broadcast write to set the consecutive addresses to <i>DIR0_ADDR[ADDRESS5:0]</i> . With an example of a total of three devices in a daisy chain:	
1. Send broadcast write to <i>DIR0_ADDR</i> register with data 0x00.	
2. Send broadcast write to <i>DIR0_ADDR</i> register with data 0x01.	
3. Send broadcast write to <i>DIR0_ADDR</i> register with data 0x02.	



#### Table 9-19. Auto-Addressing (continued)

Step	Procedure
4	Set up the COMM_CTRL[STACK_DEV] and [TOP_STACK] bits for each device. Option 1: Host sends single device write to each device to set the proper [STACK_DEV] and [TOP_STACK] values. Option 2 (less communication steps):
	1. Host sends broadcast write to set [STACK_DEV] = 1 and [TOP_STACK] = 0.
	2. Host sends single device write to base device (device address 0x00 in this example) with [STACK_DEV] = 0.
	3. Host send single device write to the ToS device address 0x02 in this example) with [TOP_STACK] = 1.
5	This step is required if a device reset has occurred before performing the auto-addressing procedure. Dummy read to synchronize all daisy chain devices DLL ramp in read direction. Host sends broadcast read to read <i>ECC_DATA1</i> to <i>ECC_DATA8</i> registers. Host may not receive all of the data as this step synchronizes the DLL.
7	Recommended as good practice. Use broadcast read to read <i>DIR0_ADDR</i> registers to read back all device addresses to ensure all devices are addressed properly.
8	If the dummy write and dummy read steps are performed to synchronize the DLL, it is normal if communication fault is triggered. Clear the fault registers if that is the case.

#### 9.3.6.1.3.2.3 Storing Device Address to OTP

The device uses  $DIR0\_ADDR$  (used with  $[DIR\_SEL] = 0$ ) and  $DIR1\_ADDR$  (used with  $[DIR\_SEL] = 1$ ) registers for its device address. In the auto-addressing procedure, device address is written to one of these registers and the new device address takes effect immediately.

The host has an option to program the device addresses for the  $[DIR\_SEL] = 0$  and 1 directions to the OTP, allowing the programmed addresses to be loaded whenever the device is reset. To program the device address to OTP, host writes the desired address to the OTP shadow registers,  $DIR0\_ADDR\_OTP$  (used when  $[DIR\_SEL] = 0$ ) and  $DIR1\_ADDR\_OTP$  (used when  $[DIR\_SEL] = 1$ ) and performs OTP programming. These two shadow registers only reflect the value programmed in OTP or use for the host to program the desired value to OTP. These two shadow registers are not the device address setting during communication. See Section 9.3.6.3.2 for programming details.

#### 9.3.6.1.3.3 Synchronize Daisy Chain DLL

When device is reset or enter ACTIVE from SLEEP. MCU should perform dummy write and read to synchronize the DLL on the daisy chain devices.

In the device reset case, if device address is not programmed in OTP. MCU must perform an auto-address. The DLL synchronization is part of the step. If device address is programmed in OTP, auto-address is not required after device reset. However, MCU should perform a dummy write and dummy read steps shown in Table 9-19, step1 and step5 to synchronize the DLL.

When device goes from SLEEP to ACTIVE using SLEEPtoACTIVE signal, the device is not reset. However, it is recommend to do a 1-data-byte dummy write and read to ensure robustness. Follow the similar dummy write and read steps in Table 21, but only write and read to OTP\_ECC\_DATAIN1.

#### 9.3.6.1.3.4 Ring Communication

The daisy chain communication for the device uses a Ring architecture. In this architecture, a cable break between two devices does not prevent communication to all upstream devices as in a normal non-Ring scheme. When the host detects a broken communication, the device allows the host to switch the communication direction to communicate with devices on both sides of the break. This allows for safe operation until the break in the lines is repaired.

The *CONTROL1[DIR\_SEL]* controls the communication direction. The devices will reconfigure the COMH and COML ports depending on the *[DIR\_SEL]* and the *[TOP\_STACK]* settings. Auto-addressing procedure is needed to re-address the device address for the reverse communication direction.

Example to change the communication direction to [DIR\_SEL] = 1 to the entire daisy chain:

1. Host sends Single Device Write to change the base device [*DIR\_SEL*] = 1. The base device will disable its COMH and enable its COML.

BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022

- 2. Host sends Broadcast Write Reverse Direction to clear the COMM\_CTRL register settings on all devices.
- 3. Host sends Broadcast Write Reverse Direction to change the rest of the devices' [*DIR\_SEL*] = 1. In this step, the entire daisy chain set up to transmitting communication in the [*DIR\_SEL*] = 1 direction (that is, each device set up to transmit command frames sent by host from its COMH to its COML).
- 4. Host performs auto-addressing procedure to set up device address in the *DIR1\_ADDR* register. Unless the devices have been reset, host can skip the dummy read/write steps to synchronize the DLL in the auto-addressing procedure.
- 5. Host sets up the new Top of Stack device and the new ToS device will disable its COML transmitter.





Figure 9-37. Example to Change Communication Direction in Daisy Chain

Once the device address in both communication directions is set up, host can skip auto-address step when switching communication direction.

In a broken cable case, host follows the same procedure to change the communication direction. To access all devices in the daisy chain, host will have to communicate with  $[DIR\_SEL] = 0$  on some devices and communicate with  $[DIR\_SEL] = 1$  on other devices in the daisy chain. The chain will also have two ToS devices, one for each communication direction.





(a) Use [DIR\_SEL] = 0 direction to communicate to S1

(a) Use [DIR\_SEL] = 1 direction to communicate to S3 and S2  $\,$ 

## Figure 9-38. Using Ring Architecture to Access All Devices in a Broken Cable Case

## 9.3.6.1.4 Communication Timeout

There are two programmable communication timeout thresholds, CTS timer and CTL timer, that monitor the absence of a valid frame from either UART or daisy chain communication. A valid frame is defined as any frame (response or command) that does NOT contain any errors that prevent the frame from being processed. The communication timeouts are only actively counting while in ACTIVE mode. The counters are disabled and reset during SHUTDOWN mode. In SLEEP mode, the last counter values are held frozen.

# 9.3.6.1.4.1 Short Communication Timeout

The short communication timeout acts like an alert to the host when triggered. The timeout period is programmable through the *COMM\_TIMEOUT\_CONF[CTS\_TIME2:0]* bits. If enabled, the timer is reset every time a valid response or command frame is received. If the timer expires, the *FAULT\_SYS[CTS]* bit is set.

## 9.3.6.1.4.2 Long Communication Timeout

The long communication timeout allows the host to put the device in SLEEP or SHUTDOWN mode for power saving. The timeout period is programmable through *COMM\_TIMEOUT\_CONF[CTL\_TIME2:0]* bits. If enabled, the timer is reset every time a valid response or command frame is received. If the timer expires, host can choose one of the following actions through *COMM\_TIMEOUT\_CONF[CTL\_ACT]* bit.



- Set FAULT\_SYS[CTL] = 1 and enter SLEEP mode.
- Enter SHUTDOWN mode.

# 9.3.6.1.5 Communication Debug Mode

The device provides a communication debug mode to ease the initial development phase. To enter this debug mode, host writes an unlock code 0xA5 to register *DEBUG\_CTRL\_UNLOCK*. Once the debug mode is unlocked, the settings in *DEBUG\_COMM\_CTRL1* and *DEBUG\_COMM\_CTRL2* become effective.

To exit the debug mode simply write any value but 0xA5 (for example, writing 0x00) to the *DEBUG\_CTRL\_UNLOCK*. The COMH, COML, and UART will return to their normal operation status regardless of the settings in the *DEBUG\_COMM\_CTRL1* and *DEBUG\_COMM\_CTRL2* registers.

Once the communication debug mode is entered, the host gains control of the following:

Control Function	Enable Bit	Description
Full COMH/L transmitter and receiver control	[USER_DAISY_EN]	If <i>[USER_DAISY_EN]</i> = 1, device will enable or disable its COMH/L transmitter and receiver based on the <i>DEBUG_COMM_CTRL2</i> register setting. If <i>[USER_DAISY_EN]</i> = 0, COMH/L will be in its normal operation status even under communication debug mode.
Mirror out the data in daisy chain onto UART	[USER_UART_EN]	If <i>[USER_UART_EN]</i> = 1, host can set <i>[UART_MIRROR_EN]</i> = 1 to instruct the device to translate the daisy chain onto the UART, allowing host to read the data being received or forwarded in the daisy chain from the UART interface. Data will be presented in UART communication frame format. For stack devices, the UART TX is disabled by default. To use this feature, host also sets <i>[UART_TX_EN]</i> = 1. If <i>[USER_UART_EN]</i> = 0, any UART related debug functions are disabled. The UART will be in its normal operation status regardless of the <i>[UART_MIRROR_EN]</i> and <i>[UART_TX_EN]</i> settings.
Slow down UART baud rate to 250 kbps	[USER_UART_EN]	If [USER_UART_EN] = 1, host can set [UART_BAUD] = 1 to change the UART baud rate to 250 kbps. This will result in slow throughput rate on the daisy chain. If [USER_UART_EN] = 0, UART baud rate will stay on 1 Mbps regardless of the [UART_BAUD] setting.

## Table 9-20. Communication Debug Mode Functions

The *DEBUG\_COMM\_STAT* register has status bits indicating if UART and COMH/L are under user or hardware (device) control. The register also indicates the status of the COMH/L transmitter and receiver. This debug status register is updated per device status and is readable with or without the communication debug mode enabled.

In fact, the read-only debug registers are all readable in ACTIVE mode without communication debug mode enabled. Most of them are lower level communication fault status registers to provide extra information in a communication failure event like the *DEBUG\_UART\**, *DEBUG\_COMH\**, and *DEBUG\_COML\** registers. See Section 9.3.6.2 and Section 9.5.4 for more details.

## 9.3.6.1.6 Multidrop Configuration

A multidrop configuration is a configuration of multiple devices in a system communicating through UART to the host system. There is no daisy chain communication between devices. When [MULTIDROP] = 1, the device COMH and COML ports are disabled. All the communication protocols, single device read/write, broadcast read/write, stack read/write, reverse broadcast write are still supported as in daisy chain configuration (that is, [MULTIDROP] = 0). However, in a multidrop configuration, it is unlikely to have a use of the stack and reverse broadcast command is used, it is still required to set up the devices with sequential device address and set the [TOP\_STACK] bit on the device with highest device address. The device with one lower device address will respond next, as in a daisy chain communication. Additionally, a COMM\_CLR must be used before every frame to ensure consistent communication in multidrop configuration.

# 9.3.6.1.7 SPI Master

The GPIO4 thru GPIO7 are configurable as a SPI master interface when *GPIO\_CONF1[SPI\_EN]* = 1. The SPI master includes four I/Os:

• SCLK: SPI clock, generated by the device and is used for synchronization



- · MOSI: Master data output, driven by the device to output data to slave
- MISO: Master data input, detecting data from slave
- SS: slave select, driven by the device during SPI communication.




Figure 9-39. SPI Master Stack Configuration


The *SPI\_CONF[CPOL]* (clock polarity) and *[CPHA]* (clock phase) define the SPI clock format. The *[CPOL]* is defined if the SPI clock is inverted or non-inverted. The *[CPHA]* is defined if the MISO and MOSI are sampled on the leading (first) clock edge or on the trailing (second) clock edge, regardless of whether that clock edge is rising or falling. The *SPI\_CONF[NUMBIT4:0]* defines how many bits the transaction is (1-bit to 24-bit transaction).

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



IDLE

IDLE



----- Data on MISO and MOSI is sampled at this time Data on MISO and MOSI is change at this time






Figure 9-41. SPI Master Timing Diagram



#### Table 9-21. Write to External SPI Slave

Step	Description									
1	Configure the SPI clock polarity, clock phase, number of bit transactions: a. Write to SPI_CONF register to configure SPI communication									
2	Write the data (from 1 to 24 bits, specified in the <i>SPI_CONF[NUMBIT4:0]</i> setting): a. Set up the data to send to SPI slave to the <i>SPI_TX1</i> to <i>SPI_TX3</i> registers b. <i>SPI_TX1</i> is the LSByte and <i>SPI_TX3</i> is MSByte									
3	Select the slave (assuming active low) and execute the SPI write action: a. Send <i>SPI_EXE</i> register = 0x01 (that is, <i>[SS_CTRL]</i> = 0 and <i>[SPI_GO]</i> = 1)									
4	Wait for the SPI communication to complete									
5	Deselect the SS port (assuming active low, so deselecting means pull the SS pin high): a Send SPI EXE register = $0x02$ (that is ISS CTRL = 1 and ISPI GOI = 0)									

#### Table 9-22. Read from External SPI Slave

Step	Description
1	Configure the SPI clock polarity, clock phase, number of bit transactions: a. Write to <i>SPI_CONF</i> register to configure SPI communication
2	Select the slave and execute the SPI communication: a. Send <i>SPI_EXE</i> register = 0x01 (that is, <i>[SS_CTRL]</i> = 0 and <i>[SPI_GO]</i> = 1)
3	Wait for the data transaction to complete
4	Read the data (from 1 to 24 bits, specified in the <i>SPI_CONF[NUMBIT4:0]</i> setting): a. Read data from SPI slave from the <i>SPI_RX1</i> to <i>SPI_RX3</i> registers b. <i>SPI_TX1</i> is the LSByte and <i>SPI_TX3</i> is MSByte
5	Deselect the SS port (assuming active low, so deselecting means pull the SS pin high): a. Send <i>SPI_EXE</i> register = 0x02 (that is, <i>[SS_CTRL]</i> = 1 and <i>[SPI_GO]</i> = 0)

#### 9.3.6.1.8 SPI Loopback

The SPI master has a loopback function that is enabled using the *DIAG\_COMM\_CTRL[SPI\_LOOPBACK]* bit. When enabled, the byte in the *SPI\_TX*\* registers are clocked directly to the MISO pin of the SPI master to verify the SPI master functionality. This is performed internally, so no external connection is needed to run this test. This verifies that the SPI function is working correctly. The *SPI\_CFG*, *SPI\_TX*\*, and *SPI\_EXE* registers are written as a normal SPI transaction, but the external pins do not toggle during this mode. That is, the external pins stay static in their last state and do not change state during the loopback operation.

The expected result of the test is that the byte in the *SPI\_TX*\* register is read into the *SPI\_RX*\* register. The SS pin is latched to the setting in *SPI\_EXE[SS\_CTRL]* that existed when the LOOPBACK mode was enabled. The CPHA and CPOL parameters must be set before entering LOOPBACK mode to ensure proper operation. Changing the CPOL or CPHA parameters while in LOOPBACK mode may result in errant pulses on the SPI outputs and is not recommended.

# 9.3.6.2 Fault Handling

#### 9.3.6.2.1 Fault Status Hierarchy

The device monitors multiple types of faults such as:

- Battery cell monitoring through the hardware protector, like cell OV/UV, cell OT/UT, and so on
- System operation driven like device reset, communication timeout, thermal warning, and so on
- Command-based diagnostic check related like the various comparison through the main and AUX ADCs, BIST run, and so on
- Automatic diagnostic check running in the background like the internal power supplies, OTP CRC, and so on
- Communication fault.

Each bit in the *FAULT\_SUMMARY* register represents a group of faults which are stored in one or more lower level fault registers. The *FAULT\_SUMMARY* register represents the highest hierarchy level of fault status detected by the device. Host system can periodically poll the *FAULT\_SUMMARY* register to check the fault status and only read the lower level fault registers if needed (for example, if *FAULT\_SUMMARY[FAULT\_OVUV]* = 1, host can read *FAULT\_OV1/2* and *FAULT\_UV1/2* registers to determine which cell channel triggered the fault).

Table 9-23 shows which lower level register corresponds to the *FAULT\_SUMMARY* register bit. The description of the register is covered in the Section 9.5.

FAULT_SUMMA RY Bit Name	FAULT_PROT	FAULT_COMP_ADC	FAULT_OTP	FAULT_COMM	FAULT_OTUT	FAULT_OVUV	FAULT_SYS	FAULT_PWR
Lower level register name	FAULT_PROT 1	FAULT_COMP_GPIO	FAULT_OTP <sup>(1)</sup>	FAULT_COMM1	FAULT_OT	FAULT_OV1	FAULT_SYS	FAULT_PWR1
	FAULT_PROT 2	FAULT_COMP_VCCB1		FAULT_COMM2	FAULT_UT	FAULT_OV2		FAULT_PWR2
		FAULT_COMP_VCCB2		FAULT_ COMM3		FAULT_UV1		FAULT_PWR3
		FAULT_COMP_VCOW1	1			FAULT_UV2		
		FAULT_COMP_VCOW2						
		FAULT_COMP_CBOW1						
		FAULT_COMP_CBOW2						
		FAULT_COMP_CBFET1						
		FAULT_COMP_CBFET2	1					
		FAULT_COMP_MISC	]					

(1) Some of the bits in the *FAULT\_COMM1/2* and *FAULT\_OTP* registers have a lower level of fault information than shown in the *DEBUG\_COMM\** and *DEBUG\_OTP* registers.

#### 9.3.6.2.1.1 Debug Registers

The *DEBUG\_COMM*\* and *DEBUG\_OTP* registers are a form of fault status showing lower hierarchy level of fault information for some of the bits in *FAULT\_COMM1*, *FAULT\_COMM2*, and *FAULT\_OTP*.

Table 9-24 shows the hierarchy relationship. See Section 9.5 for the register description details.

Table 0 E-+: Designed Designed										
Low-level Fault Register		Low-level Register Bit	Associated DEBUG Registers							
	[UART_RC]	Fault related to received command frame from UART	DEBUG_UART_RC							
FAULT_COMM1	[UART_RR] [UART_TR]	Fault related to received or transmitted response frame from UART	DEBUG_UART_RR_TR							
	[COMH_BIT]	Fault related to error in a byte from COMH	DEBUG_COMH_BIT							
	[COMH_RC]	Fault related to received command frame from COMH	DEBUG_COMH_RC							
FAULT COMM2	[COMH_RR] [COMH_TR]	Fault related to received or transmitted response frame from COMH	DEBUG_COMH_RR_TR							
	[COML_BIT]	Fault related to error in a byte from COML	DEBUG_COML_BIT							
	[COML_RC]	Fault related to received command frame from COML	DEBUG_COML_RC							
	[COML_RR] [COML_TR]	Fault related to received or transmitted response frame from COML	DEBUG_COML_RR_TR							
FAULT OTP	[SEC_DET]	Single error correction in OTP	DEBUG_OTP_SEC_BLK							
TAOLI_OIP	[DED_DET]	Double error correction in OTP	DEBUG_OTP_DED_BLK							

# Table 9-24. Debug Registers

#### 9.3.6.2.2 Fault Masking and Reset

#### 9.3.6.2.2.1 Fault Masking

When a device detects a fault, the corresponding low-level register bit, including the one in the related bit in the *DEBUG\_\** registers is set. Based on the fault hierarchy relationship, the fault will be reflected in the *FAULT\_SUMMARY* register.

A group of faults can be masked, which the related low-level register flag will still be set, but the fault will not be reflected to the corresponding *FAULT\_SUMMARY* register. The faults can be masked through the *FAULT\_MSK1* and *FAULT\_MSK2* registers.

For example, to mask the FAULT\_SUMMARY[FAULT\_OTUT] being set, host sets FAULT\_MSK1[MSK\_OT] = 1 and [MSK\_UT] = 1.

When fault is masked, it will also prevent the device from asserting the NFAULT pin when the masked fault occurs. See Section 9.3.6.2.3 for details on NFAULT signal.



Table 9-25. Fault Masking									
	Masking Bit Name	Related Low-level Register(s) Affected	FAULT_SUMMARY Register Bit That Will Be Masked						
	[MSK_PROT]	FAULT_PROT*	[FAULT_PROT]						
	[MSK_UT]	FAULT_UT							
	[MSK_OT]	FAULT_OT	[FAULT_OTUT]						
	[MSK_UV]	FAULT_UV*							
FAULT_MSK1	[MSK_OV]	FAULT_OV*	[FAULT_OVUV]						
	[MSK_COMP]	FAULT_COMP_*	[FAULT_COMP]						
	[MSK_SYS]	FAULT_SYS	[FAULT_SYS]						
	[MSK_PWR]	FAULT_PWR*	[FAULT_PWR]						
	[MSK_OTP_CRC]	FAULT_OTP[CUST_CRC][FACT_CRC]							
	[MSK_OTP_DATA]	All non-CRC bits in <i>FAULT_OTP</i> , <i>DEBUG_OTP_*</i>	[FAULT_OTP]						
	[MSK_COMM3_FCOMM]	FAULT_COMM3[FCOMM_DET]							
FAULT_MSK2	[MSK_COMM3_FTONE]	FAULT_COMM3[FTONE_DET]	[FAULT_COMM3]						
	[MSK_COMM3_HB]	FAULT_COMM3[HB_FAIL][HB_FAST]							
	[MSK_COMM2]	FAULT_COMM2, DEBUG_COMH_*, DEBUG_COML_*	[FAULT_COMM2]						
	[MSK_COMM1]	FAULT_COMM1, DEBUG_UART_*	[FAULT_COMM1]						

#### 9.3.6.2.2.2 Fault Reset

Once fault is detected, the fault status bit is latched until cleared using the reset bit. Similar to fault masking, when the specific fault reset bit is set, the associated low-level fault registers, including the *DEBUG\_\** registers are cleared. The corresponding bit in the *FAULT\_SUMMARY* register will clear if all its associated low-level registers are cleared. If the fault condition persists and the reset bit is written, the fault status bit is not reset. The fault indicator cannot be reset until the underlying fault condition is eliminated.

The fault is reset through the *FAULT\_RST1* and *FAULT\_RST2* registers; the fault reset bits are structured in the same corresponding fault status registers as the fault masking bits.

#### 9.3.6.2.3 Fault Signaling

Host can acquire the fault status with the following methods:

- Constantly polling the FAULT\_SUMMARY status on each device in the daisy chain. If FAULT\_SUMMARY is non-zero, read the low-level fault status registers to obtain more information.
- Enable fault status to pass down the daisy chain to the base device. Enable base device's NFAULT pin to be asserted when the *FAULT\_SUMMARY* is non-zero in any of the devices in the daisy chain. Host monitors NFAULT. When NFAULT is triggered, host does a broadcast read on the *FAULT\_SUMMARY* to determine which device(s) is at fault.

When using the NFAULT pin in the base device to signal the host under a fault detection, the stack devices have to transfer their fault status information to the base device. The information is transmitted through COMH/L through the same communication cables. In ACTIVE mode, each device embeds the fault status to the communication when a response frame is forwarded. In SLEEP mode, or using Heartbeat and Fault Tone in SLEEP mode.


The NFAULT pin can be masked by configuring *DEV\_CONF[NFAULT\_EN]* = 0. When NFAULT is disabled, the device will set the corresponding flag in *FAULT\_SUMMARY* register but will not assert NFAULT.

#### 9.3.6.2.3.1 Fault Status Transmitting in ACTIVE Mode

In ACTIVE mode, stack devices can embed their fault status before retransmitting a response frame if  $DEV\_CONF[FCOMM\_EN] = 1$ . When the [FCOMM\\_EN] = 1, the stack devices repurpose the SOF bit in the response frame's device address byte, register address bytes (both high and low address bytes) to a fault status bit instead. See Figure 9-42. This will be referred to as fault status bits in the rest of this section.

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022






(b) Response frame if [FCOMM\_EN] = 1



To pass on the fault status of the stack devices, the host sends a broadcast read or sends a single device read to the ToS device. Both types of reads will result in response frames passing through every device in the daisy chain, giving each device an opportunity to OR their fault status to the fault status bits in the response frame.

An example of a response frame going through a daisy chain from a single device read command to the top device is shown in Figure 9-43.





#### Figure 9-43. Transfer Fault Status in ACTIVE Mode (Respond to a Single Device Read)

When a device has no fault, it will OR the fault status bits with 0b000; otherwise, it will OR the fault status bits with 0b111. Hence, if a fault exists in any device in the daisy chain, the fault status bits will be 0b111. For the base device to assert the NFAULT pin, it requires at least two bits of the fault status bits to be 1.

Additionally, when a device detects a response frame with at least two of the fault status bits being 1, the device will also set the *FAULT\_COMM3[FCOMM\_DET]* = 1. If this fault is not masked, the device will be in fault state as well. Next time a response frame is transmitted, this device will OR the fault status bits with 0b111.

Host performs a broadcast read to detect which device in the daisy chain is at fault and what type of fault.


#### 9.3.6.2.3.2 Fault Status Transmitting in SLEEP Mode

In SLEEP mode, the following fault detections are still active:

- Customer and Factory OTP shadow registers CRC check
- Device thermal warning
- Power supplies OV, UV, and oscillation detection
- · If OVUV protectors are enabled, cell OV and UV detection.
- If OTUT protectors are enabled, thermistors OT and UT detection.

Because communication is not available in SLEEP mode, the device provides an option to transmit the fault status through Heartbeat (device in no fault state) and Fault (device in fault state) Tones. These tones are transmitted in the same direction as a communication command frame, which is based on the *CONTROL1[DIR\_SEL]* setting. For the tone signal to return back to the base device (so NFAULT can be triggered if needed), a Ring architecture must be used to support transmitting fault status in SLEEP mode.





(a) Traveling direction with [DIR\_SEL] = 0

(b) Traveling direction with [DIR\_SEL] = 1

Figure 9-44. Heartbeat or Fault Tone Traveling Direction

Both the Heartbeat and Fault Tones are a type of tone similar to the communication tone. One main difference is a communication tone only transmits with a single burst of couplets, but Heartbeat and Fault Tones are sent with a burst of couplets periodically. See Section 9.3.6.2.3.3 for details.

#### 9.3.6.2.3.3 Heartbeat and Fault Tone

The tones are enabled by setting  $DEV\_CONF[HB\_EN] = 1$  and  $DEV\_CONF[FTONE\_EN] = 1$  to enable the Heartbeat and Fault Tone transmitters, respectively. The Heartbeat and Fault Tone receivers are always on in SLEEP mode regardless of the [HB\\_EN] and [FTONE\\_EN] settings. To avoid fault detection (asserting NFAULT or FAULT\_SUMMARY register) by Heartbeat or Fault Tone fault, mask the fault by [MSK\\_COMM3\\_HB] = 1 or [MSK\\_COMM3\\_FTONE] = 1.

The Heartbeat and Fault Tone are formed with couplets with "–" polarity. They are differentiated by the number of couplets. Unlike communication tones, Heartbeat and Fault Tone are transmitted periodically. The period between tones is referring as Burst period. The number of couplets transmitted is always greater than the number of couplets needed for detection.






Figure 9-45. Heartbeat and Fault Tone

# 9.3.6.3 Nonvolatile Memory

There are memory locations that are programmable in nonvolatile memory (NVM) using OTP (One Time Programmable). The memory space is divided in two groups, factory space and customer space. The factory space stores the device configurations that are essential for normal operation. This space is not accessible by the host. The customer space contains the device default setting that host system can customize for their application configuration. This space is readable and programmable by the host.

When a device reset occurs, factory and customer OTP values are reloaded to their shadow registers. Error check and correction (ECC), single error correction (SEC) and double error detection (DED), are performed during the factory and customer space OTP load. The corresponding *FAULT\_OTP[SEC\_DET]* or *FAULT\_OTP[DED\_DET]* will be set if an error is detected.

Any load errors of the factory OTP space signal a fault using the *FAULT\_OTP[FACTLDERR]*. Any load errors of the customer OTP space signal a fault using the *FAULT\_OTP[CUSTLDERR]*. Additionally, the OTP space (factory and customer) are protected from data integrity problems using CRC. The corresponding *FAULT\_OTP[FACT\_CRC]* and *[CUST\_CRC]* bits will be set if a CRC error is detected.

If any overvoltage error conditions exist in the OTP pages space (factory and customer) during programming, the OTP\_FAULT[GBLOVERR] bit is set. Information received from the device with this error must not be considered reliable.

#### 9.3.6.3.1 OTP Page Status

There are two unused pages of OTP memory available for the customer to program. Each page status is held in the *OTP\_CUST1\_STAT* and *OTP\_CUST2\_STAT* registers. The registers provide information on the current status of the page such as:

Copyright © 2022 Texas Instruments Incorporated



- Load status (if loaded, loaded with error, loaded but failed)
- Programmed successfully or available to be programmed
- Programmed status

When a reset occurs, the device evaluates the OTP page status and chooses the latest and valid OTP page to load. Page 2 has priority over Page 1. If both pages have not been written, the factory OTP default are loaded. Section 9.5.1 shows all customer programmable OTP parameters. The register summary also shows the default values when Customer OTP Page 1 and Page 2 are not programmed.

- A valid page is one where the OTP\_CUST\*\_STAT[PROGOK] = 1.
- When the page is selected for loading, the OTP\_CUST\*\_STAT1[LOADED] = 1.
- If a single error occurs in the loading of the page, the page is loaded after the single error is corrected and the OTP\_CUST\*\_STAT1[LOADWRN] = 1.
  - Additionally, the *DEBUG\_OTP\_SEC\_BLK* register is updated with the location of the error corrected block.
- If a double error occurs, the loading of that block is terminated and the hardware defaults of that block are loaded (as indicated in Section 9.5.1).
  - The overall page loading process is not terminated for a DED, only the affected block is terminated.
  - When a DED occurs, the OTP\_CUST\*\_STAT1[LOADERR] = 1. Additionally, the DEBUG\_OTP\_DED\_BLK register is updated with the block where the double error occurred.

## 9.3.6.3.2 OTP Programming

Section 9.5.1 shows all parameters that can be programmed to the customer OTP page. There are two pages of OTP memory available for customer to use.

Before programming the OTP, host ensures:

- All OTP shadow registers have the correct settings
- A customer OTP page is valid to be programmed. A valid page is one with OTP\_CUST\*\_STAT1[TRY] = 0 and OTP\_CUST\*\_STAT1[FMTERR] = 0.

Step	Procedure
1	Unlock the OTP programming: a. Write the following data to OTP_PROG_UNLOCK1A to OTP_PROG_UNLOCK1D registers.
	OTP_PROG_UNLOCK1A <- data 0x02
	OTP_PROG_UNLOCK1B <- data 0xB7
	OTP_PROG_UNLOCK1C <- data 0x78
	OTP_PROG_UNLOCK1D <- data 0xBC
	b. Do another write with the following data to OTP_PROG_UNLOCK2A to OTP_PROG_UNLOCK2D registers.
	OTP_PROG_UNLOCK2A <- data 0x7E
	OTP_PROG_UNLOCK2B <- data 0x12
	OTP_PROG_UNLOCK2C <- data 0x08
	OTP_PROG_UNLOCK2D <- data 0x6F
	Each block of registers must be written in order (that is, A, B, C, then D) with no other writes or reads between. The best practice is to use the same Write command to update. Any attempt to update the registers out of sequence, or if another register is written or read between writes, the entire sequence must be redone.
2	Check to confirm the OTP unlock procedure is successful:
	a. Read to confirm OTP_PROG_STAT[UNLOCK] = 1 Issuing a Read command after step 1 is ok, but issuing the [PROG_GO] must be the next write command after the unlock procedures.
3	Select the proper OTP page and start the OTP programming: a. To program page1, set OTP_PROG_CTRL[PAGESEL][PROG_GO] = 0x01, or b. To program page2, set OTP_PROG_CTRL[PAGESEL][PROG_GO] = 0x03
4	Wait t <sub>PROG</sub> = 100ms for the OTP programming to complete. During this time no data communication is allowed.

## Table 9-26. Program the OTP



#### Table 9-26. Program the OTP (continued)

Step	Procedure
5	<ul> <li>Check to ensure there is no error during OTP programming. The following bits are expected to be 1 after a successful OTP programming:</li> <li>a. OTP_PROG_STAT[DONE] = 1, OTP programming is done. No other bit will be set in this register.</li> <li>b. If page 1 is programmed, OTP_CUST1_STAT[PROGOK], [TRY], [OVOK], and [UVOK] bits are 1. Other bits are 0.</li> <li>c. If page 2 is programmed, OTP_CUST2_STAT[LOADED], [PROGOK], [TRY], [OVOK], and [UVOK] bits are 1. Other bits are 0.</li> </ul>
6	Issue a digital reset to reload the registers with the updated OTP values: a. CONTROL1[SOFT_RESET] = 1

During programming, if a programming voltage OV or UV event occurs, the OTP\_CUST\*\_STAT[UVOK] or OTP\_CUST\_STAT2[OVOK] bit is 0 to indicate the programming voltage under- or overvoltage condition is detected during the programing attempts. In addition, the [UVERR], [OVERR], [SUVERR], and [SOVERR] bits in the OTP\_PROG\_STAT register indicate if there is programming voltage error during programming and stability test.

#### Note

- During the programming procedure, device performs a programming voltage stability test before
  actually programming the OTP. If a programming voltage fails the stability test, the device will not
  set the OTP\_CUST\*\_STAT[TRY] bit, giving the customer another attempt to program the page
  again.
- If the host incorrectly selects a page for programming, the OTP\_PROG\_STAT[PROGERR] bit is set. This indicates that the selected page was not available to be programmed. Select the correct page and retry the programming.
- Device will not start OTP programming above 55°C temperature.
- OTP programming time (from [PROG\_GO] = 1 to [DONE] =1) for LDOIN capacitor of 0.1µF is 100ms.

#### 9.3.6.4 Diagnostic Control/Status

The device complies with applicable component level requirements for ASIL-D on voltage measurement, temperature measurement and communication. The following sub-sections describe the diagnostic control and fault status that can be used as part of the safety mechanisms.

The Safety Manual for BQ7961x-Q1 and the BQ7961x-Q1 FMEDA documents are available separately from Texas Instruments. Contact TI Sales Associate or Applications Engineer for further information.

#### 9.3.6.4.1 Power Supplies Check

#### 9.3.6.4.1.1 Power Supply Diagnostic Check

The internal power supply circuits have overvoltage, undervoltage, oscillation detection, and/or current limit checks. All these detections are continuously running in the background when the device is in ACTIVE or SLEEP mode. If a failure is detected, the corresponding flags in the *FAULT\_PWR*\* registers will be set or in certain failure modes, the device will reset. Table 9-27 summarizes the diagnostics that apply for each power supply and the corresponding action when failure is detected.

Supply/ Ground Pin	OV Check	UV Check	OSC Check	Current Limit	Pin Open
LDOIN					
AVDD	If this fails, set FAULT_PWR1[AVDD_ OV]	If this fails, disable DVDD and trigger a digital reset. After soft reset, device sets [AVDDUV_DRST] to indicate a reset is caused by AVDD UV.	If fails, set FAULT_PWR1[AVDD_ OSC]	Limit current to EC table current limit specification	

#### Table 9-27. Power Supply Diagnostic Checks



Supply/ Ground Pin	OV Check	UV Check	OSC Check	Current Limit	Pin Open
DVDD	If this fails, set FAULT_PWR1[DVDD_ OV]	If this fails, trigger a digital reset		Limit current to EC table current limit specification	
CVDD	If this fails, set FAULT_PWR1[CVDD_ OV]	If this fails, set FAULT_PWR1[CVDD_ UV]		Limit current to EC table current limit specification	
TSREF	If this fails, set FAULT_PWR2[TSREF_ OV] and FAULT_OT and FAULT_UT registers to all 1s.	If this fails, set FAULT_PWR2[TSREF_ UV] and FAULT_OT and FAULT_UT registers to all 1s.	If fails, set FAULT_PWR2[TSREF_ OSC] and FAULT_OT and FAULT_UT registers to all 1s.	Limit current to EC table current limit specification	
NEG5V		If this fails, set FAULT_PWR2[NEG5V_ UV]			
REFHP/REFHM			If REFHP fails, set FAULT_PWR2[REFH_ OSC]		If REFHM opens, set the FAULT_PWR1 [REFHM_OPEN]
DVSS					If this opens, set the FAULT_PWR1[DVSS_ OPEN]
CVSS					If this opens, set the FAULT_PWR1[CVSS_ OPEN]

# Table 9-27. Power Supply Diagnostic Checks (continued)

#### Note

Due to the detection logic implemented, when AVDD OV or UV is detected, the AVDD OSC fault can also be triggered. Similarly, when TSREF OV or UV, the TSREF OSC fault can also be triggered.

#### 9.3.6.4.1.2 Power Supply BIST

The device implements a power supply BIST (Built-In Self-Test) function to test the primary power supply failure diagnostic paths that cover the following detections:

- FAULT\_PWR1[AVDD\_OV], [AVDD\_OSC], [DVDD\_OV], [CVDD\_OV], [CVDD\_UV], [REFHM\_OPEN], [DVSS\_OPEN], and [CVSS\_OPEN]
- FAULT\_PWR2[TSREF\_OV], [TSREF\_UV], [TSREF\_OSC], [NEG5V\_UV], [REFHM\_OSC], and [PWRBIST\_FAIL]

The power supply BIST is essentially a check on the checker and it is a command base function initiated by host.

The power supply BIST, once started, will force a fault on failure detection path on each supply. Take AVDD OV diagnostic path as an example, when the BIST engine tests the AVDD OV path, the following occur:

- 1. The BIST engine forces a fail to the AVDD OV comparator
- 2. The BIST engine then checks to ensure the signal to trigger *FAULT* register is asserted, and the signal to trigger NFAULT is also asserted
- 3. The BIST engine resets the *FAULT* register and NFAULT signal (that is, clears the *FAULT\_PWR1/2/3* registers and deasserts NFAULT)
- 4. The BIST engine repeats step 1 to step 3 on the next power supply diagnostic path check (for example, AVDD OSC) until all intended diagnostic paths covered by BIST are tested.



# Note

- During the BIST run, the NFAULT pin will be toggled on and off. Host ignores the NFAULT pin status or can disable the NFAULT pin output by setting *DEV\_CONF[NFAULT\_EN]* = 0.
- Among all internal power supplies, TSREF is one that can be enabled or disabled by host. To
  ensure TSREF diagnostic paths are tested during BIST run, host enables TSREF before starting
  the power supply BIST. Otherwise, the BIST engine will ignore the TSREF diagnostic paths test
  result during the BIST run.
- Because other nonpower supply-related faults can also trigger NFAULT, it is recommended to
  mask all nonpower supply-related faults through FAULT\_MSK1/2 registers before the power supply
  BIST run.
- Host also ensures there are no power supply faults before starting the power supply BIST run.

Start power supply BIST by sending  $DIAG_PWR_CTRL[PWR_BIST_GO] = 1$ . The BIST run will not abort even if a failure is detected during the run. At the end of the BIST run, the result is indicated by the FAULT\_PWR2[PWRBIST\_FAIL] flag.

The power supply BIST forces a failure and ensures the diagnostic path triggers the fault accordingly. A failure on the BIST run indicates a diagnostic path is unable to trigger in a fault condition. To further examine which path is unable to indicate a failure, host can set the  $DIAG_PWR\_CTRL[BIST\_NO\_RST] = 1$ . This bit disables the reset step during the BIST run. Re-start power supply BIST with this option enabled. At the end of the BIST run, examine the *FAULT\_PWR1* and *FAULT\_PWR2* registers. Any register flag that remains 0 indicates it is unable to flag a failure.




Figure 9-46. Power Supply BIST

# 9.3.6.4.2 Thermal Shutdown and Warning Check

#### 9.3.6.4.2.1 Thermal Shutdown

Thermal shutdown occurs when the thermal shutdown sensor senses an overtemperature condition of the device. The sensor operates without interaction and is separated from the ADC measured die sensor. The



thermal shutdown function has a register-status indicator flag (*FAULT\_SYS[TSHUT]*) that is saved during the shutdown event and can be read after the device is awaken back up. When a TSHUT fault occurs, the part immediately enters the SHUTDOWN mode. Any pending transactions on UART or daisy chain are discarded. There is no fault signaling performed when a thermal shutdown event occurs as the device immediately shuts down.

To awaken the device, host ensures the ambient temperature is below  $T_{SHUT\_FALL}$  and sends a WAKE ping to the base device. Host will not attempt to wake the device if the ambient temperature is still above  $T_{SHUT\_FALL}$ .

Upon waking up, the *FAULT\_SYS[TSHUT]* bit is set. See Section 9.4.1.1 for more details. If the system faults are unmasked, *FAULT\_MSK1[MSK\_SYS]* = 0, the thermal shutdown will be reflected as a fault and will be indicated in the *FAULT\_SUMMARY* register and the assertion of the NFAULT pin.

## 9.3.6.4.2.2 Thermal Warning

To warn the host of an impending thermal overload the device includes an overtemperature warning that signals a fault when the die temperature approaches thermal shutdown. The device detects the die temperature through the TWARN sensor against the thermal warning threshold. There are four threshold options configured by the *PWR\_TRANSIT\_CONF[TWARN\_THR1:0]* setting.

When the system fault is unmasked, and the temperature warning fault occurs, the *FAULT\_SYS[TWARN]* = 1. Host can take action to avoid a thermal shutdown.

## 9.3.6.4.3 Oscillators Watchdog

The oscillators are monitored by watchdog circuits. There are two oscillators in the device, the HFO and the LFO. If these oscillators are not functioning, the device does not operate. If the HFO or LFO does not transition within the expected time, the watchdog circuits causes a digital reset.

When this unexpected reset occurs, it is recommended that the host sends a SHUTDOWN ping/tone to the problem device and then send a WAKE ping to reset the daisy chain. If the oscillators are truly damaged, the device will not restart and must be replaced.

In addition to the watchdog, the LFO frequency is monitored to ensure it stays within acceptable limits. If the LFO frequency falls outside of the expected range, the *FAULT\_SYS\_FAULT[LFO]* bit is set.

# 9.3.6.4.4 OTP Error Check

# 9.3.6.4.4.1 OTP CRC Test and Faults

CRC Test:

The factory registers and customer OTP shadow registers are covered by a CRC check that constantly runs in the background. The *CUST\_CRC\_RSLT\_HI* and *CUST\_CRC\_RSLT\_LO* registers hold the current device's computed CRC value. This value is compared against the customer programmed value in the CRC registers, *CUST\_CRC\_HI* and *CUST\_CRC\_LO*. When updating any customer OTP shadow register covered in the CRC, the host must update a new CRC value to *CUST\_CRC\_HI* and *CUST\_CRC\_LO* registers. The CRC calculation is performed in the same manner (including the bit stream ordering) and with the same polynomial as described in Section 9.3.6.1.1.2.1.6. The CRC check and comparison for factory and customer spaces is performed periodically and the *DEV\_STAT[CUST\_CRC\_DONE]* and *[FACT\_CRC\_DONE]* bits are set after the check is complete. If the bit is already set, it remains set until cleared with a read.

## CRC Faults:

When *CUST\_CRC\_HI/LO* and *CUST\_CRC\_RSLT\_HI/LO* do not match, the *FAULT\_OTP[CUST\_CRC]* flag is set until the condition is corrected. Continuous monitoring of the factory NVM space occurs in a similar fashion, concurrently with the monitoring of the customer space. When a factory register change is detected, the *FAULT\_OTP[FACT\_CRC]* flag is set. When this fault occurs, the host should reset the fault flag to see if the fault persists. If the fault persists, the host must perform a reset of the part. If reset does not correct the issue, the device is corrupted and must not be used.



#### 9.3.6.4.4.2 OTP Margin Read

The device provides OTP margin read test modes, with which host can set up to reload the OTP with margin 1 or margin 0. To start the margin read test, host selects the desired test mode through *DIAG\_OTP\_CTRL[MARGIN\_MODE2:0]* and sets *DIAG\_OTP\_CTRL[MARGIN\_GO]* = 1. The device will reload the OTP per the *[MARGIN\_MODE2:0]* setting. Any OTP related error will be flagged to the *FAULT\_OTP* register.

#### 9.3.6.4.4.3 Error Check and Correct (ECC) OTP

#### ECC:

Register values for selected registers (0x0000 to 0x002F) are permanently stored in OTP. All registers also exist as volatile storage locations at the same addresses, referred to as shadow registers. The volatile registers are for reading, writing, and device control. For a list of registers included in the OTP, see Section 9.5.1.

During wakeup, the device first loads all shadow registers with hardware default values listed in Section 9.5.1. Then the device loads the registers conditionally with OTP contents from the results of the Error Check and Correct (ECC) evaluation of the OTP. The OTP is loaded to shadow registers in 64-bit blocks; each block has its own Error Check and Correct (ECC) value stored. The ECC detects a single-bit (Single-Error-Correction) or double-bit (Double-Error-Detection) changes in OTP stored data. The ECC is calculated for each block, individually.

Single-bit errors are corrected, double-bit errors are only detected, not corrected. A block with good ECC is loaded. A block with a single-bit error is corrected, and the *FAULT\_OTP[SEC\_DET]* bit is set to flag the corrected error event. Additionally, the *DEBUG\_OTP\_SEC\_BLK* register is updated with the location of the error corrected block. This enables the host to keep track of potentially damaged memory. The block is loaded to shadow registers after the single-bit error correctable error and still be loaded correctly. Multiple-bit errors can exist with full correction, as long as they are limited to a single error per block.

A block with a bad ECC comparison (two-bit errors in one block) is not loaded and the *FAULT\_OTP[DED\_DET]* bit is set to flag the failed bit-error event. Additionally, the *DEBUG\_OTP\_DED\_BLK* register is updated with the block where the double error occurred. The hardware default value remains in the register. This allows some blocks to be loaded correctly (no fail or single-bit corrected value) and some blocks not to load. When the *FAULT\_OTP[SEC\_DET]* or *FAULT\_OTP[DED\_DET]* bit is set and the condition is not cleared by a device reset, the device is corrupted and must not be used.

The ECC engine uses the industry standard 72,64 SEC DEC ECC implementation. The OTP is protected by a (72, 64) Hamming code, providing single error correction, double error detection (SECDED). For each 64 bits of data stored in OTP, an additional 8 bits of parity information are stored. The parity bits are designated p0, p1, p2, p4, p8, p16, p32, and p64. Bit p0 covers the entire encoded 72-bit ECC block. The remaining seven parity bits are assigned according to the following rule:

- Parity bit p1 covers odd bit positions, that is, bit positions which have the least significant bit of the bit position equal to 1 (1, 3, 5, and so on), including the p1 bit itself (bit 1).
- Parity bit p2 covers bit positions which have the second least significant bit of the bit position equal to 1 (2, 3, 6, 7, 10, 11, and so on), including the p2 bit itself (bit 2).
- The pattern continues for p4, p8, p16, p32, and p64. Table 9-28 specifies the complete encoding.

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



						Tabl	e 9-28	B. (72	, <b>64)</b>	Parity	/ Enc	oding	9						
Bit Posit	tion	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54
Encoded	Bits	d63	d62	d61	d60	d59	d58	d57	p64	d56	d55	d54	d53	d52	d51	d50	d49	d48	d47
Parity Bit	p0	x	x	x	х	х	x	х	х	х	х	х	х	х	х	x	x	х	x
Coverage	p1	x		x		х		х		х		х		х		x		х	
	p2	x	x			х	х			х	х			х	х			х	x
	p4	х	x	x	х					х	х	х	х					x	x
	p8									х	х	х	х	х	x	x	x		
	p16									х	х	х	х	х	х	x	x	x	x
	p32									х	х	х	х	х	x	x	x	x	x
	p64	x	x	x	x	x	x	х	х										
Bit Posit	tion	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36
Encoded	Bits	d46	d45	d44	d43	d42	d41	d40	d39	d38	d37	d36	d35	d34	d33	d32	d31	d30	d29
Parity Bit	p0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x
Coverage	p1	x		x		x		х		х		х		х		x		x	
	p2			x	x			х	х			х	х			x	x		
	p4	x	x					х	х	х	х					х	x	x	x
	p8							х	х	х	х	х	х	х	x				
	p16	x	x	x	x	x	x												
	p32	x	x	x	x	x	х	х	х	х	х	х	х	х	x	x	x	x	x
	p64																		
Bit Posit	tion	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18
Encoded	Bits	d28	d27	d26	p32	d25	d24	d23	d22	d21	d20	d19	d18	d17	d16	d15	d14	d13	d12
Parity Bit	p0	x	x	x	x	x	x	x	х	х	х	х	х	x	x	x	x	x	x
Coverage	p1	x		x		x		х		х		х		x		x		x	
	p2	x	х			x	x			х	х			х	x			x	x
	p4					x	x	x	х					x	x	x	x		
	p8					x	x	x	x	х	х	х	x						
	p16					x	x	x	х	х	х	х	х	x	x	x	x	x	x
	p32	x	x	x	x														
	p64																		
Bit Posit		17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Encoded	Bits	d11	p16	d10	d9	d8	d7	d6	d5	d4	p8	d36	d2	d1	p4	d0	p2	p1	p0
Parity Bit Coverage	p0	x	x	x	x	x	x	x	x	x	х	х	x	x	x	x	x	x	x
Coverage	p1	x		x		x		x		х		х		x		x		x	<u> </u>
	p2			x	x			x	x			х	x			x	x		<u> </u>
	p4			x	x	x	x					х	x	x	x				<u> </u>
	p8			x	x	x	x	x	x	x	x								<u> </u>
	p16	x	x																<u> </u>
	p32																		<u> </u>
	p64																		

ENCODER									
DATA IN	Encoded Bits	DATA OUT	Bit Positions						
OTP_ECC_DATAIN 1	d0 to d7	OTP_ECC_DATAOUT 1	0 to 7						
OTP_ECC_DATAIN 2	d8 to d15	OTP_ECC_DATAOUT 2	8 to 15						
OTP_ECC_DATAIN 3	d16 to d23	OTP_ECC_DATAOUT 3	16 to 23						
OTP_ECC_DATAIN 4	d24 to d31	OTP_ECC_DATAOUT 4	24 to 31						
OTP_ECC_DATAIN 5	d32 to d39	OTP_ECC_DATAOUT 5	32 to 39						
OTP_ECC_DATAIN 6	d40 to d47	OTP_ECC_DATAOUT 6	40 to 47						
OTP_ECC_DATAIN 7	d48 to d55	OTP_ECC_DATAOUT 7	48 to 55						
OTP_ECC_DATAIN 8	d56 to d63	OTP_ECC_DATAOUT 8	56 to 63						
		OTP_ECC_DATAOUT 9	64 to 71						
	DE	CODER							
DATA IN	Bit Positions	DATA IN	Encoded Bits						
OTP_ECC_DATAIN 1	0 to 7	OTP_ECC_DATAOUT 1	d0 to d7						
OTP_ECC_DATAIN 2	8 to 15	OTP_ECC_DATAOUT 2	d8 to d15						
OTP_ECC_DATAIN 3	16 to 23	OTP_ECC_DATAOUT 3	d16 to d23						
OTP_ECC_DATAIN 4	24 to 31	OTP_ECC_DATAOUT 4	d24 to d31						
OTP_ECC_DATAIN 5	32 to 39	OTP_ECC_DATAOUT 5	d32 to d39						
OTP_ECC_DATAIN 6	40 to 47	OTP_ECC_DATAOUT 6	d40 to d47						
OTP_ECC_DATAIN 7	48 to 55	OTP_ECC_DATAOUT 7	d48 to d55						
OTP_ECC_DATAIN 8	56 to 63	OTP_ECC_DATAOUT 8	d56 to d63						
OTP_ECC_DATAIN 9	64 to 71								

# Table 9-29. Encoder and Decoder Data IN and OUT Positioning

ECC Diagnostic Test: The device provides a diagnostic tool to test the ECC function. There are two modes that are available to run the diagnostic. The first, auto mode ( $OTP\_ECC\_TEST[MANUAL\_AUTO] = 0$ ), uses internal data to run the tests. In auto mode, the  $OTP\_ECC\_TEST[DED\_SEC]$  bit selects the type of test that is to be performed and the  $OTP\_ECC\_TEST[ENC\_DEC]$  bit determines if the encoder or decoder function is to be tested. The result of the ECC test is provided in the  $OTP\_ECC\_DATAOUT^*$  registers within 1µs delay. The test steps and expected results from each test are shown below.

Automatic Decoding steps:

- 1. Set ECC Test to automatic OTP\_ECC\_TEST[MANUAL\_AUTO] = 0
- 2. Set decoder setting *OTP\_ECC\_TEST[ENC\_DEC]* = 0
- 3. Set decoder to single or double encoding setting with OTP\_ECC\_TEST[DED\_SEC] (1 for DED or 0 for SEC)
- 4. Clear all SEC/DED faults by FAULT\_RST2[RST\_OTP\_DATA] = 1
- 5. Enable ECC test OTP\_ECC\_TEST[ENABLE] = 1
- 6. Read FAULT\_OTP[SEC\_DET] flag for SEC or FAULT\_OTP[DED\_DET] flag for DED
- 7. Block read OTP\_ECC\_DATAOUT1 to OTP\_ECC\_DATAOUT8 to verify the decoder test results as in Table 9-30
- 8. Disable ECC test OTP\_ECC\_TEST[ENABLE] = 0

Automatic Encoding steps:

- 1. Set ECC TEST to automatic OTP\_ECC\_TEST[MANUAL\_AUTO] = 0
- 2. Set the encoder setting using OTP\_ECC\_TEST[ENC\_DEC] = 1
- 3. Enable the ECC test with OTP\_ECC\_TEST[ENABLE] = 1
- 4. Block read OTP\_ECC\_DATAOUT1 to OTP\_ECC\_DATAOUT9 to verify the encoder test results as in Table 9-30
- 5. Disable ECC test OTP\_ECC\_TEST[ENABLE] = 0



[DED_SEC]	[ENC_DEC]	[SEC_DET]	[DED_DET]	OTP_DATAOUT*
0 (SEC test)	0 (Decoder test)	1	0	0x18C3 FF8A 68A9 8069
0 (SEC test)	1 (Encoder test)	N/A	N/A	0xCD 3968 C140 2EA5 ED6D
1 (DED test)	0 (Decoder test)	0	1	0x0000 0000 0000 0000
1 (DED test)	1 (Encoder test)	N/A	N/A	0xCD 3968 C140 2EA5 ED6D

# Table 9-30. Decoder and Encoder Test Verification

#### 9.3.6.4.5 Integrated Hardware Protector Check

#### 9.3.6.4.5.1 Parity Check

When the OVUV and OTUT protectors are enabled, the register settings related to the OVUV and OTUT configurations are latched to protector blocks. The device will check periodically in the background to ensure the latched configurations remain the same throughout the protector operation.

The parity check covers the following latched setting. If a parity fault in the OVUV protector is detected, the device will set the *FAULT\_PROT1[VPARITY\_FAIL]* = 1. If a parity fault in the OTUT protector is detected, the device will set the *FAULT\_PROT1[TPARITY\_FAIL]* = 1.

OVUV Protector	OTUT Protector	Note	
OV threshold, UV threshold	OT threshold, UT threshold	Ensure threshold settings remains the same during the operation	
OVUV_MODE setting	OTUT_MODE setting	Ensure the protector doesn't switch to a different operation mode	
NUM_CELL setting	GPIO_CONF1 to GPIO_CONF4 settings	Ensure the active channel (either cell channels for OVUV or GPIO channel for OTUT) remains the same during operation	

#### Table 9-31. Protector Parity Check Settings

#### 9.3.6.4.5.2 OVUV and OTUT DAC Check

The OV, UV, OT, and UT DAC values are multiplexed to the AUX ADC from which the host can read out the values as part of the diagnostic check on the protector threshold settings.

To measure the protector's DAC value, it is recommended to lock the OVUV or OTUT protectors to a single channel through *OVUV\_CTRL[OVUV\_LOCK3:0]* for OV and UV DAC measurement; and through *OTUT\_CTRL[OTUT\_LOCK2:0]* for OT and UT DAC measurement, and restart the OVUV protectors or OTUT protector to run in the single channel run mode. Host ensures the locked cell channel is not under OV or UV fault or the locked GPIO channel is not under OT or UT fault. Otherwise, the DAC measurement will not be reflecting the triggering threshold value. Note that the OV and UV DAC value is (0.8 x the threshold setting).

#### 9.3.6.4.5.3 OVUV Protector BIST

The device implemented an OVUV BIST (Built-In-Self-Test) function to test the primary OVUV protector path. Host can start the BIST run by setting [OVUV\_MODE1:0] = 0b10 and [OVUV\_GO] = 1. The BIST run covers:

- 1. OV and UV comparators thresholds:
  - a. A higher and lower than the set threshold are checked to ensure the comparator is triggered correctly.
  - b. If failure is detected, the corresponding *FAULT\_PROT2[OVCOMP\_FAIL]* or *[UVCOMP\_FAIL]* bit will be set.
- 2. The path from the OVUV MUX to UV fault status bit and NFAULT pin:
  - a. For each VC channel, a switch is open so that input to the OVUV MUX is open and will lead to a UV detection to the channel under test
  - b. The BIST engine then checks the logic to assert corresponding *FAULT\_UV* register bit and the NFAULT is set properly.
  - c. The BIST engine resets the corresponding *FAULT\_UV* bit and deasserts the NFAULT, then switches to test the next channel and repeats the process until all active channels are tested.
  - d. If failure is detected, the corresponding [VPATH\_FAIL] bit is set.
- 3. OV fault bit and NFAULT path
  - a. The BIST engine forces 1 to the *FAULT\_OV*\* register, one bit at time, to ensure each *FAULT\_OV*\* register bit can be set and the NFAULT can be asserted, accordingly.
  - b. If failure is detected, the corresponding [VPATH\_FAIL] bit will be set.

If NFAULT is enabled, host observes NFAULT toggling during the BIST run. Upon completion of the BIST run, the OVUV comparators will be turned off. Host starts the regular OVUV round robin mode by sending [OVUV\_GO] = 1 with [OVUV\_MODE1:0] = 0b01 (round robin mode).

#### Note

- If a [OVUV\_GO] = 1 is sent during the OVUV BIST run, device will execute the new GO command based on the [OVUV\_MODE1:0] setting.
- Before starting the OVUV Protector BIST, host masks out all the non-OVUV related faults, and ensures there are no OV and UV faults on any cell channels (recommended all cell voltages to be at least 100 mV apart from the OV or UV threshold during the BIST run). Otherwise, the BIST result is not invalid.
- After BIST starts, if pre-existing fault is detected before starting step 2, the BIST engine will be aborted and the *FAULT\_PROT2[BIST\_ABORT]* = 1.
- A no reset option, *DIAG\_PROT\_CTRL[PROT\_BIST\_NO\_RST]* = 1, is available to command the BIST engine not to reset the fault status and NFAULT pin after testing each channel. If a BIST run fails, host can select this option and re-run BIST to detect which cell channel path is unable reflect a fault condition in the fault registers.

# 9.3.6.4.5.4 OTUT Protector BIST

The device implemented an OTUT BIST function to test the primary OTUT protector path. Host can start the BIST run by setting [OTUT\_MODE1:0] = 0b10 and [OTUT\_GO] = 1. The BIST run covers:

- 1. OT and UT comparator thresholds
  - a. A higher and lower than the set threshold are checked to ensure the comparator is triggering correctly.
  - b. If failure is detected, the corresponding *FAULT\_PROT2[OTCOMP\_FAIL]* or *[UTCOMP\_FAIL]* bit will be set.
- 2. The path from GPIO MUX to UT fault bit and NFAULT path
  - a. For each GPIO channel, the GPIO is internally pulled up so the input to the OTUT MUX is high and will lead to a UT detection to the channel under test.
  - b. The BIST cycle then checks the logic to assert the corresponding *FAULT\_UT* register bit and the NFAULT is set properly.
  - c. The BIST engine resets the corresponding *FAULT\_UT* bit and deasserts the NFAULT, then switches to test the next channel.
  - d. If failure is detected, the corresponding [TPATH\_FAIL] bit will be set.
- 3. OV fault bit and NFAULT path
  - a. The BIST engine forces 1 to the *FAULT\_OT* register, one bit at time, to ensure each *FAULT\_OT* register bit can be set and the NFAULT can be asserted, accordingly.
  - b. If failure is detected, the corresponding [TPATH\_FAIL] bit will be set.

If NFAULT is enabled, host observes NFAULT toggling during the BIST run. Upon completion of the BIST run, the OTUT comparators will be turned off. Host starts the regular OTUT round robin mode by sending [OTUT\_GO] = 1 with [OTUT\_MODE1:0] = 0b01 (round robin mode).



# Note

- If a [OTUT\_GO] = 1 is sent during the OTUT BIST run, device will execute the new GO command based on the [OVUV\_MODE1:0] setting.
- Before starting the OTUT Protector BIST, host masks out all non-OTUT related faults, and ensures there are no OT and UT faults on any GPIO during the BIST run). Otherwise, the BIST result is not invalid.
- After BIST starts, if pre-existing fault is detected before starting step 2, the BIST engine will be aborted and the FAULT\_PROT2[BIST\_ABORT] = 1.
- A no reset option, *DIAG\_PROT\_CTRL[PROT\_BIST\_NO\_RST]* = 1, is available to command the BIST engine not to reset the fault status and NFAULT pin after testing each channel. If a BIST run fails, host can select this option and re-run BIST to detect which GPIO channel path is unable reflect a fault condition in the fault registers.

# 9.3.6.4.6 Diagnostic Through ADC Comparison

## 9.3.6.4.6.1 Cell Voltage Measurement Check

Cell voltage measurement path comparison:

The cell voltage measurement check is performed by comparing the prefiltered measurement result from Main ADC versus measurement result from AUX ADC. To read the compared value measured by Main ADC and AUX ADC, MCU has to set up this diagnostic check to lock on a single channel using [AUX\_CELL\_SEL] setting and the start this diagnostic check. In this configuration, the compared values from Main ADC and AUX ADC are reported to DIAG\_MAIN\_HI/LO registers and DIAG\_AUX\_HI/LO registers respectively.

Both Main and AUX ADC has the same front end filters. This diagnostic time is mostly spend on waiting for the AAF on the AUX ADC path to settle. The [AUX\_SETTLE] setting allows the MCU to make trade-off between diagnostic time and noise filter level. Additionally, when AUX ADC starts, by default, AUXCELL slot always align to the Main ADC Cell1 slot. The [AUX\_CELL\_ALIGN] setting allows MCU to change this alignment to Main ADC Cell8 slot, resulting with less sampling time delta between Main and AUX ADC on the higher channels.




Figure 9-47. Cell Voltage Measurement Diagnostic

# Before starting the cell voltage measurement comparison, host ensures:

- The desired AUXCELL channels to be tested are configured in the ADC\_CTRL2[AUX\_CELL\_SEL4:0] setting and AUX ADC is enabled and in continuous mode.
- Allow AUX ADC to run through all AUXCELL channels for the device to compensate for common mode error before starting this diagnostic check.
- Main ADC must be enabled and is in continuous mode.
- Select the (VCELL AUXCELL) comparison threshold through DIAG\_COMP\_CTRL1[VCCB\_THR4:0] setting.
- Select the desired settling time for the AUX CELL channel through ADC\_CONF1[AUX\_SETTLE1:0].



#### To start the cell voltage measurement comparison:

- 1. Set *DIAG\_COMP\_CTRL3[COMP\_ADC\_SEL2:0]* = cell voltage measurement check (that is, 0b001) and set [COMP\_ADC\_GO] = 1.
- 2. For each channel enabled by [AUX\_CELL\_SEL4:0], the device will compare abs[(VCELL AUXCELL)] < [VCCB\_THR4:0].
- 3. Wait for the comparison to be accomplished, roughly [(number of channel) \* (AUXCELL settling time + one round robin cycle time)].
- 4. The cell voltage measurement comparison is completed when *ADC\_STAT2[DRDY\_VCCB]* = 1.

Host checks the FAULT\_COMP\_VCCB1 and FAULT\_COMP\_VCCB2 registers for the comparison result.

## ADC comparison abort conditions:

The device will not start the cell voltage measurement comparison under the invalid conditions listed below. When the comparison is aborted, the *FAULT\_COMP\_MISC[COMP\_ADC\_ABORT]* = 1, *[DRDY\_AUX\_CEL]* = 1, *[DRDY\_VCCB]* = 1, and *FAULT\_COMP\_VCCB1/2* registers = 0xFF. If *[AUX\_CELL\_SEL4:0]* is set to locked at a single channel, the *AUX\_CELL\_HI/LO* registers will be reset to default value 0x8000 if the comparison run is aborted.

Invalid conditions or settings which will prevent the start of the cell voltage measurement comparison:


- Invalid [AUX\_CELL\_SEL] setting: results in no AUX ADC measurement on the selected channel. The AUX\_CELL\_HI/LO registers are kept in default value.
- Channel higher than the NUM\_CELL configuration is selected.
- Invalid BBVC\_POSN setting:
  - Adjacent channels are enabled in the *BBVC\_POSN1/2* registers.
  - BBVC\_POSN2[CELL1] is enabled.
  - More than two channels are selected in BBVC\_POSN1/2.
  - [AUX\_CELL\_SEL] is locked to any of the selected channels in BBVC\_POSN1/2.
- Main or AUX ADCs are off or not set in continuous mode.

#### Post-ADC digital LPF check:

The digital LPF is checked continuous whenever the Main ADC is running. A duplicate diagnostic LPF is implemented to check against each LPF for each VC channel and the BBP/N channel. The check is performed with one LPF at a time.

Example, to test LPF1 for cell channel 1, the input (that is, ADC measurement result from cell 1) is fed to the LPF1 and the diagnostic LPF for a period of time. The output of the LPF1 and the diagnostic LPF are compared against each other. Several outputs from LPF1 and diagnostic LPF will be compared to ensure the operation of the LFP1 before moving to check the next LFP. If any of the LPFs fail the diagnostic check,  $FAULT\_COMP\_MISC[LPF\_FAIL] = 1$ .

When the LPF for each active cell channels is tested once, *ADC\_STAT2[DRDY\_LPF]* = 1. This diagnostic check of the LPFs will continuously run in the background as long as the Main ADC is running.






Furthermore, the device also implements a check to verify the functionality of the diagnostic LPF itself. By setting  $DIAG\_COMP\_CTRL4[LPF\_FAULT\_INJ] = 1$  and restarting the Main ADC, the device will inject a fault into the diagnostic LPF, forcing a failure during the LPF diagnostic check which then sets the [LPF\_FAIL] = 1. When the test is completed, simply set the [LPF\_FAULT\_INJ] = 0.

# 9.3.6.4.6.2 Temperature Measurement Check

Similar to the cell voltage measurement check, the device checks the thermistor temperature measurement by comparing the Main ADC measurement to the AUX ADC measurement. To read the compared value measured by Main ADC and AUX ADC, MCU has lock on a single channel using [AUX\_GPIO\_SEL] setting and the start this diagnostic check. In this configuration, the compared values from Main ADC and AUX ADC are reported to DIAG\_MAIN\_HI/LO registers and DIAG\_AUX\_HI/LO registers respectively.





# Figure 9-49. Thermistor Temperature (GPIO) Measurement Diagnostic

## Before starting the temperature measurement comparison, host ensures:

- Main ADC must be enabled and is in continuous mode.
- The desired GPIO channels to be tested are configured in the *ADC\_CTRL3[AUX\_GPIO\_SEL3:0]* setting and AUX ADC is enabled and in continuous mode.
- Select the comparison threshold through DIAG\_COMP\_CTRL2[GPIO\_THR2:0] setting.

## To start the cell voltage measurement comparison:

- 1. Set *DIAG\_COMP\_CTRL3[COMP\_ADC\_SEL2:0]* = GPIO measurement check (that is, 0b101) and set [COMP\_ADC\_GO] = 1.
- 2. For each channel enabled by [AUX\_GPIO\_SEL4:0], the device will compare abs[(GPIO from Main GPIO from AUX)] < [GPIO\_THR2:0].
- 3. Wait for the comparison to be accomplished which can take up to 64 ADC round robin times.
- 4. The GPIO measurement comparison is completed when ADC\_STAT2[DRDY\_GPIO] = 1.

Host checks the FAULT\_COMP\_GPIO register for the comparison result.

# ADC comparison abort conditions:

The device will not start the temperature measurement comparison under the invalid conditions listed below. When the comparison is aborted, the  $FAULT\_COMP\_MISC[COMP\_ADC\_ABORT] = 1$ ,  $[DRDY\_GPIO] = 1$ , and  $FAULT\_COMP\_GPIO = 0xFF$ . If  $[AUX\_GPIO\_SEL3:0]$  is set to locked at a single channel, the  $AUX\_GPIO\_HI/LO$  registers will be reset to default value 0x8000 if the comparison run is aborted.

#### Invalid conditions or settings which will prevent the start of the temperature measurement comparison:

- Invalid [AUX\_GPIO\_SEL] setting which the selected GPIO isn't configured for ADC measurement. The AUX\_GPIO\_HI/LO registers are kept in default value. This also applies to the case if [AUX\_GPIO\_SEL] is selected for all GPIOs but none of the GPIOs are configured for ADC measurement.
- Main or AUX ADCs are off or not set in continuous mode.

#### 9.3.6.4.6.3 Cell Balancing FETs Check

The cell balancing FET check is performed by turning on the balancing FET and comparing the voltage across the FET (through the AUX ADC path) versus the cell voltage (through the Main ADC path). To read the AUXCELL measurement used for the check, MCU has to set up this diagnostic check to lock on a single channel using [AUX\_CELL\_SEL] setting and the start this diagnostic check. The AUXCELL compared value will be reported to DIAG\_AUX\_HI/LO registers.

#### Copyright © 2022 Texas Instruments Incorporated






Figure 9-50. Cell Balancing FET Diagnostic

# Before starting the cell balancing FET comparison, host ensures:

- Main ADC is running in continuous mode.
- Configured in the ADC\_CTRL2[AUX\_CELL\_SEL4:0] to select the AUXCELL channels which the CB FETs are tested.
- Select the desired settling time for the AUX CELL channel through ADC\_CONF1[AUX\_SETTLE1:0].
- Pause CB if balancing is running.
- Configured which CBFET to be tested through DIAG\_CBFET\_CTRL1 and DIAG\_CBFET\_CTRL2 registers.
  - The rules of maximum of eight CBFETs to be on and turn on no more than two consecutive CBFETs still apply.
  - Recommended to test in odd and even manner.

# To start the CBFET comparison:

- 1. Start AUX ADC in continuous mode.
- 2. Turn on the selected CBFET by setting *DIAG\_COMP\_CTRL3[CBFET\_CTRL\_GO]* = 1 and wait for appropriate dv/dt time.
- 3. Set *DIAG\_COMP\_CTRL3[COMP\_ADC\_SEL2:0]* = CBFET check (that is, 0b100) and set *[COMP\_ADC\_GO]* = 1.
- 4. The device turns on the CBFET configured in the above step and compares the AUXCELL measurement (through CB channel) < half of the VCELL measurement (through VC channel). Only the CBFETs that are enabled are checked.
- 5. The CBFET comparison is completed when *ADC\_STAT2[DRDY\_CBFET]* = 1.
- 6. Repeat this procedure for other set of CBFET test. To turn off the CBFET enabled for this test, MCU clear the DIAG\_CBFET1 and DIAG\_CBFET2 registers then set the [CBFET\_CTRL\_GO] = 1. Otherwise, exiting from the CB pause state by sending [CB\_PAUSE] = 0 will resume the regular balancing which turns off the CBFETs enabled for this test and resume on the CBFETs that are set for balancing.

Host checks the *FAULT\_COMP\_CBFET1* and *FAULT\_COMP\_CBFET2* registers for the comparison result. Repeat the steps to compare the remaining CBFETs.

# ADC comparison abort conditions:

The device will not start the CBFET comparison under the invalid conditions listed below. When the comparison is aborted, the *FAULT\_COMP\_MISC[COMP\_ADC\_ABORT]* = 1, [*DRDY\_AUX\_CEL]* = 1, [*DRDY\_CBFET]* = 1, and *FAULT\_COMP\_CBFET1/2* = 0xFF. If [*AUX\_CELL\_SEL4:0*] is set to locked at a single channel, the *AUX\_CELL\_HI/LO* registers will be reset to default value 0x8000 if the comparison run is aborted.

Invalid conditions or settings which will prevent the start of the cell voltage measurement comparison:



- Invalid [AUX\_CELL\_SEL] setting which results in no AUX ADC measurement on the selected channel. The AUX\_CELL\_HI/LO registers are kept in default value.
- Channel higher than the NUM\_CELL configuration is selected.
- Invalid BBVC\_POSN setting:
  - Adjacent channels are enabled in the *BBVC\_POSN1/2* registers.
  - BBVC\_POSN2[CELL1] is enabled.
  - More than two channels are selected in BBVC\_POSN1/2.
  - [AUX\_CELL\_SEL] is locked to any of the selected channels in BBVC\_POSN1/2.
- Main or AUX ADCs are off or not set in continuous mode.
- CB is running and it is not in pause mode.
- More than eight CBFETs are enabled, or more than two consecutive CBFETs are enabled in DIAG CBFET\_CTRL1/2 registers.


#### 9.3.6.4.6.4 VC and CB Open Wire Check

The device can detect an open wire connection on the VC and CB pins. A current sink is connected to each VC and CB pin, except VC0 and CB0 pins which are connected with a current source.

When the current sink (or current source) is enabled and if there is an open wire connection, the external differential capacitor will be depleted and the cell voltage measurement will drop to an abnormal level over time. Similar detection concept applies to the VC0 and CB0 pins with a current source. If there is an open wire connection, the VC0 or CB0 will be pulled up by the current source, resulting in a reduced cell voltage measurement over time.

When the diagnostic comparison is enabled, the device will compare the cell voltage measurement from Main ADC (for VC pins open wire detection) against a host-programmed threshold; or comparing the AUX CELL measurement from the AUX ADC (for CB pins open wire detection) against a host-programmed threshold.

If MCU lock to a single CB channel though [AUX\_CELL\_SEL] before starting the CB open wire check. The device will report the AUXCELL measurement used for the check comparison. The value is reported in *DIAG\_AUX\_HI/LO* registers. Since there is no single channel lock mechanism in Main ADC, VC channel measurement used for VC open wire will not be reported in *DIAG\_MAIN\_HI/LO* registers.



#### Figure 9-51. Open Wire Detection

#### Before starting the open wire comparison, host ensures:

- For VC open wire detection, Main ADC is running in continuous mode.
- For CB open wire detection, AUX ADC is running in continuous mode
  - Configured in the ADC\_CTRL2[AUX\_CELL\_SEL4:0] to select the AUXCELL channels
  - Select the desired settling time for the AUX CELL channel through ADC\_CONF1[AUX\_SETTLE1:0].
- Configure the open wire detection threshold through DIAG\_COMP\_CTRL2[OW\_THR3:0].



## To start the open wire comparison:

- 1. Turn on the VC pins (or CB pins) current sink or source through DIAG\_COMP\_CTRL3[OW\_SNK1:0].
- 2. Wait for dV/dt time of the external capacitor to deplete to the detection threshold if there is an open wire fault.
- 3. For VC open wire detection, select *DIAG\_COMP\_CTRL3[COMP\_ADC\_SEL2:0]* = OW VC check (that is, 0b010) and set [*COMP\_ADC\_GO]* = 1. Or for CB open wire detection, [*COMP\_ADC\_SEL2:0]* = OW CB check (that is, 0b011).
- 4. The device compares all active VCELL measurement (for VC open wire) or AUX CELL measurement (for CB open wire) against the [OW\_THR3:0] threshold setting.
- 5. When the comparison is completed, *ADC\_STAT2[DRDY\_VCOW]* = 1 for VC open wire (or *[DRDY\_CBOW]* = 1 for CB open wire).
- 6. Host then turns off all current sinks and sources through DIAG\_COMP\_CTRL3[OW\_SNK1:0].

Host checks the FAULT\_COMP\_VCOW1/2 or FAULT\_COMP\_CBOW1/2 registers for the comparison result.

## 9.3.7 Bus Bar Support

The device supports bus bar measurement in two types of connections:

- Bus bar connected to a dedicated bus bar channel through BBP and BBN pins
- Bus bar connected to a VC channel

A total of three bus bars can be connected to a single device, one through BBP/N pins and two through VC channels. Table 9-32 shows the difference between the two connection methods. Details are described in the later subsections.

Supporting Feature/ Limitation	Bus Bar Connected Across BBP/BBN Pins	Bus Bar Connected Individually Across VC Pins
Number of bus bar can be connected per device	1	2
Connection channel	Can be connected to any channel but the bottom one	Can be connected to any channel but the bottom one
Bus bar measurement	Yes, result is output to BUSBAR_HI/LO registers	Yes, result is output to VCELLx_HI/LO registers, where x is the VC channel the bus bar is connected to
Integrated filters to bus bar measurement	Yes, same front end filters as the regular cell channels and post ADC digital LPF. BBP/N channel is x5 gain with ±1-V input range. Dedicated digital LPF setting separated from the LPF setting used for cell voltage measurements.	Yes, same front end filters as the regular cell channels and post ADC digital LPF. Use the same cell voltage LPF setting for bus bar measurement.
Host requires to adjust cell measurement adjustment	Yes, a cell + bus bar are sharing a single VC channel using this method. Host needs to separate out the bus bar measurement to obtain the actual cell measurement on the shared channel.	No, cell and bus bar are connected to their own VC channels and measurements are reported separately
Cell balancing limitation	No CB limitation, but host turns on adjacent CBFETs when balancing a cell above the bus bar connected channel	No CB limitation but require to float the upper CB pin on the bus bar connected channel

Table 9-32. Bus Bar Connection Methods

The device supports bus bar measurement in a connection when a bus bar is connected to a VC channel. A total of two bus bars can be connected to a single device through the VC channels. Table 9-33 shows the details as described in the later subsections.

Supporting Feature/ Limitation	Bus Bar Connected Individually Across VC Pins
Number of bus bar can be connected per device	2
Connection channel	Can be connected to any channel but the bottom one
Bus bar measurement	Yes, result is output to <i>VCELLx_HI/LO</i> registers, where x is the VC channel the bus bar is connected to



Table 9-33. Bus Bar Connection Methods (continued)			
Supporting Feature/ Limitation	Bus Bar Connected Individually Across VC Pins		
Integrated filters to bus bar measurement	Yes, same front end filters as the regular cell channels and post ADC digital LPF. Use the same cell voltage LPF setting for bus bar measurement.		
Host requires to adjust cell measurement adjustment	No, cell and bus bar are connected to their own VC channels and measurements are reported separately		
Cell balancing limitation	No CB limitation but require to float the upper CB pin on the bus bar connected channel		

Table 9-33. Bus Bar Connection Methods (continued)

# 9.3.7.1 Bus Bar on BBP/BBN Pins

The device provides an dedicated bus bar channel through BBP/BBN pins for bus bar connection and measurement. It is a floating channel allowing bus bar to be connected to any cell except the bottom cell of a module. Using the bus bar channel maximizes the use of cell channels in the device across different module sizes.

#### 9.3.7.1.1 Typical Connection

With bus bar connected to BBP/BBN pins, it is intended to allow a single cell channel (VC channel) to be shared with a cell + a bus bar (see Figure 9-52 (a) connection). Usually, such connection introduced additional IR error to the cell measurement to the system. The dedicated bus bar channel through BBP/BBN pins supported in the device allows the host to measure the bus bar voltage to obtain the actual cell measurement.

Figure 9-52 (a) connection applies to bus bar connecting to any middle VC channel. That is, in a single device, there is a cell connected above and below the BBP/BBN channel. To support hotplug on the bus bar channel, the device only requires a 400- $\Omega$  filter resistor each on the BBP/N pins and a 0.47- $\mu$ F/16-V differential capacitor across the BBP/N pins.

If the bus bar connected to BBP/N is placed at the top of a module (see Figure 9-52 (b) connection), such connection is the exception in the BBP/N case that a cell channel is not being shared. In this connection, actual cell measurements are made through the VC channels and host does not require additional calculations.

Figure 9-52 (b) connection applies to bus bar connected to top of the module, where in a single device, no cell is connected above the bus bar. To support hotplug on the bus bar channel, besides the 400- $\Omega$  filter resistor each on BBP/N pins and a 0.47- $\mu$ F/16-V differential capacitor across BBP/N pins, and additional 0.47- $\mu$ F/16-V differential capacitor is needed to connect from BBN to the top CB pins. This additional capacitor forms a complete capacitor ladder from all cells in the module to the bus bar, allowing high spike voltage during hotplug to distributor across the capacitor ladder.






Figure 9-52. Bus Bar Connected Across BBP and BBN Pins

#### 9.3.7.1.2 Bus Bar Measurement

The differential measurement across (BBP–BBN) is measured by the Main ADC and AUX ADC. See Section 9.3.2.1.1 and Section 9.3.2.2.1 for details. Use the *BBP\_LOC* register to indicate which VC channel is shared with the BBP/N connection. This information enables the device to have better common mode correction for the final ADC measurement. Host will be aware that additional IR error is introduced to the shared VC channel. If OVUV protector is enabled, this shared channel may trigger earlier OV or UV detection due to the additional IR increase (during charge) or decrease (during discharge) to the shared channel measurement.

#### 9.3.7.1.3 Cell Balancing Handling

Because the bus bar is shared with a cell to a cell channel, there is no special handling on the cell balancing control. Host will be aware that additional IR error is introduced to the VCB\_DONE detection (through VC channel) on the shared channel.







Figure 9-53. Cell Balancing with Bus Bar (Through BBP/N) Sharing a Cell Channel

# 9.3.7.1.4 Cell Voltage Diagnostic Control

The device still supports VC channel versus CB channel by looking at the sum of (cell + bus bar measurement) comparison check on the shared channel. See Section 9.3.6.4.6.1. Additionally, bus bar measurement can be checked by comparing bus bar channel measurement from Main ADC and AUX ADC.





The BBP/N pins have built-in current sink for open wire detection. The current sink is turned on when *DIAG\_COMP\_CTRL3[OW\_SNK1:0]* = 0b11. When there is a current flow through the bus bar, the (BBP–BBN) measurement is non-zero. If there is an open wire on the BBP or BBN pin, the current sink changes the (BBP–BBN) measurement to an abnormal value.




Figure 9-55. Current Sink for BBP/N Open Wire Detection

# 9.3.7.2 Bus Bar on Individual VC Channel

Besides connecting bus bar through BBP/N, the device also supports bus bar connection to an individual VC channel. All VC channels, except the bottom channel (VC1-VC0), support –2V to 5V measurement.

The device supports bus bar connection to an individual VC channel. All VC channels, except the bottom channel (VC1-VC0), support –2V to 5V measurement.

When bus bar is connected to an individual VC channel, host indicates the bus bar position in the *BBVC\_POSN1* and *BBVC\_POSN2* registers. The following configuration is not supported for bus bar connection through individual VC channel. Configuring *BBVC\_POSN1* register with such configuration can cause error in balancing, OVUV detection and cell voltage measurement comparison check.

- Bottom channel does not support bus bar connection. That is, BBVC\_POSN1[CELL1] must be 0.
- Maximum of two bus bars can be connected through this connection. That is, only two bits are set to 1 in the BBVC POSN1 registers.
- Bus bar cannot be connected to the adjacent channels.

#### 9.3.7.2.1 Typical Connection

With bus bar connected to a VC channel individually, the upper CB pin on that channel is left floating to avoid forward biasing the internal CBFET (see Figure 9-56 (a) connection). This connection applies to bus bar connecting to any middle VC channel individually. That is, in a single device, there is a cell connected above and below the VC channel with bus bar connected. To ensure hotplug performance, the CB channel where the bus bar is connected will still have the differential capacitor even if the upper CB pin is floating. This capacitor forms a complete capacitor ladder from all cells and the bus bar connected to the device, allowing high-voltage spike during hotplug to distribute across the capacitor ladder.

If bus bar is connected to above the top of a module to an individual VC channel (see Figure 9-56 (b) connection), the upper CB pin on that channel is left floating but the CB differential capacitor will still be connected. Additionally, an additional RC filter is connected from the top CB pin to the BAT pin. This additional RC filter (using the same RC values as the other RC filter on the CB pins) is to ensure a complete capacitor ladder is formed for the device to distribute the high voltage spike with the same RC constant as the reset of the CB pins during hotplug event.






Figure 9-56. Bus Bar Connected to Individual VC Channel

#### 9.3.7.2.2 Bus Bar Measurement

Bus bar measurement is performed through Main ADC measurement as one of the VC channels. The result is reported to *VCELLx\_HI/LO* register, where x is the channel connected with the bus bar. Digital LPF is enabled and applied as the rest of the VC channel measurement configuration.

The VC channel indicated for bus bar connection (through *BBVC\_POSN1/2* registers) will be skipped for VCB\_DONE check during cell balancing, OV and UV detection when OVUV protectors are enabled, and will have special handling during cell voltage measurement comparison check.

#### 9.3.7.2.3 Cell Balancing Handling


Because the upper CB pin is open on the channel where bus bar is connected, to balance the cell connected above bus bar, host turns on the adjacent CBFET and configures with the same timer setting.

Host configures *BBVC\_POSN1/2* register to indicate the bus bar connection. This information is used to avoid the channel connected with bus bar to trigger a VCB\_DONE detection and turn off its CBFET, which disconnects the balancing path for the cell above the bus bar.

The balancing of the cell above the bus bar is still terminated based on the timer and cell voltage threshold, which its CBFET will be turned off when one of the stop conditions is met. The balancing path is disconnected even if the CBFET on the bus bar connected channel remains on.

#### Note

The CBFET on the bus bar connected channel will be on until the timer expired. This may lead to a delayed flagging of the *[CB\_DONE]* = 1 even if the actual cell balancing is completed.





#### 9.3.7.2.4 Cell Voltage Diagnostic Control

The cell voltage comparison check is still performed by checking the Main ADC measurement versus the AUX ADC measurement. Because the upper CB pin of the CB channel, where a bus bar is connected, is open, the device handles the comparison check by comparing a sum of (cell + bus bar) from Main ADC versus sum of (cell + bus bar) from AUX ADC instead.






Figure 9-58. Cell Measurement Check with Bus Bar Connected to Individual VC Channel

# 9.4 Device Functional Modes

The device has three power modes plus an POR state.

- POR: This is not a power mode. This is a condition in which the voltage at the BAT pin is less than VBAT min, and all circuits including the AVAO\_REF block in the device are powered off.
- SHUTDOWN: This is the lowest power mode. AVDD, DVDD and CVDD supplies are off. Only a gross
  regulation at LDOIN pin is maintained. CVDD pin is will have a similar voltage as the LDOIN pin through
  internal circuit in order to support WAKE detection.
- SLEEP: This is the low power operation mode. Only limited functions are available.
- ACTIVE: This is the full power operation mode. All functions are supported under this state.

The various functions supported under different power modes are summarized in Table 9-34 and the power state diagram is shown in Figure 9-59.

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



Table 9-34. Active Functions Summary				
Functional Block	SHUTDOWN	SLEEP	ACTIVE	POR
Main ADC			√	This is not a power state. All circuits
AUX ADC			√	are off. A sufficient voltage on VBAT will POR the device and put it to
OV/UV protector		√(1)	√	SHUTDOWN mode
OT/UT protector		√(1)	√	
Cell Balancing		√(1)	√	
OTCB Detection		√(1)	√	
Module Balancing (via control through MB_TIMER_CTRL)			√	
UART			√	
Comm Vertical Communication			$\checkmark$	
Fault Status and NFAULT Communication		$\checkmark$	٨	
Comm timeout			√	
SLEEP timeout		$\checkmark$		
Thermal Shutdown Detection		$\checkmark$	√	
SPI Master			$\checkmark$	
OTP programming			√	
Always-on block to detect POR of the device		$\checkmark$	√	

\_

- -

(1) To enable cell balancing, OV/UV or OT/UT protector(s) in SLEEP mode, host must enable the function(s) in ACTIVE mode first, then put the device to SLEEP.






Figure 9-59. Power State Diagram

# 9.4.1 Power Modes

#### 9.4.1.1 SHUTDOWN Mode

This is the lowest power mode. In SHUTDOWN mode, most of the functions are off. The device remains idle to simply monitor the WAKE ping/tone (see Section 9.4.3 for details) to wake up from this state. Only a gross regulation on LDOIN and CVDD pins are maintain for WAKE ping/tone detection.


#### 9.4.1.1.1 Exit SHUTDOWN Mode

Communication is not supported in SHUTDOWN mode, host must send a WAKE ping or WAKE tone to enter ACTIVE mode. Once device transitions from SHUTDOWN mode to ACTIVE mode, the following table indicates the expected fault bits being set under such transition has occurred.



Device Position In The Daisy Chain	Expected Fault Bits After Waking Up From SHUTDOWN		
	FAULT_SYS[DRST] = 1	Digital reset by the wake ping	
Base device	FAULT_COMM3[FCOMM_DET] = 1	[DRST] = 1 from the upper device	
	FAULT_COMM1[COMMCLR_D ET] = 1	UART engine is reset	
Stack device (except top of stack)	FAULT_SYS[DRST] = 1	Digital reset by the wake tone	
	FAULT_COMM3[FCOMM_DET] = 1	[DRST] = 1 from the upper device	
Top of stack device	FAULT_SYS[DRST] = 1	Digital reset by the wake tone	

#### Table 9-35. Expected Fault Bit After Device Wake From SHUTDOWN



# Figure 9-60. SHUTDOWN to ACTIVE Mode Transition

# 9.4.1.1.2 Enter SHUTDOWN Mode

During normal operation, host puts the device in SHUTDOWN mode through communication by sending *CONTROL1[GOTO\_SHUTDOWN]* = 1. In a daisy chain configuration, using broadcast write to send this command will put all devices in the daisy chain in SHUTDOWN mode.

The device can also enter SHUTDOWN mode by one of the following conditions:



- Communication timeout: automatically transitions from ACTIVE mode to SHUTDOWN mode if there
  is no valid communication for the configured time. Host can enable this option through the
  COMM\_TIMEOUT\_CONF register.
- SLEEP mode timeout: automatically transitions from SLEEP mode to SHUTDOWN mode if device is in SLEEP mode for the configured time. Host can enable this option through PWR\_TRANSIT\_CONF[SLP\_TIME2:0].
- Upon balancing completion: automatically enter SHUTDOWN mode when all balancing of the devices is completed. See Section 9.3.3 for details. This option can result with devices in different power modes for a period of time in a daisy chain configuration.
- Thermal shutdown: shuts down the device when the internal die temperature is greater than T<sub>SHUT</sub>
- SHUTDOWN or HW\_RESET ping/tone: These pings/tones are used as a recovery attempt on a loss communication situation. A SHUTDOWN ping/tone puts the device into SHUTDOWN mode without using communication, forcing most of the circuits to be off. A more aggressive recovery attempt uses HW\_RESET ping/tone which turns off all circuits except a bandgap and restarts the device in SHUTDOWN mode.

## 9.4.1.2 SLEEP Mode

This is the low power operation mode. In SLEEP mode, all internal power supplies are still on, but functions are limited to cell balancing, OVUV and OTUT protectors, Heartbeat/Fault Tone/NFAULT transmission and detection.

#### 9.4.1.2.1 Exit SLEEP Mode


Because host cannot communicate to the device, to exit SLEEP mode, host must send either a WAKE ping/tone or SLEEPtoACTIVE ping/tone to transition to ACTIVE mode. A WAKE wakes up and resets the device, which host will need to reconfigure the device setting; a SLEEPtoACTIVE only wakes up the device.

#### 9.4.1.2.2 Enter SLEEP Mode

The device can enter SLEEP mode from ACTIVE mode only. During normal operation, host puts the device to SLEEP mode through communication by sending *CONTROL1[GOTO\_SLEEP]* = 1. In a daisy chain configuration, using broadcast write to send this command will put all devices into SLEEP mode.

The device can also enter SLEEP mode in the following condition:

 Communication timeout: automatically transitions from ACTIVE mode to SLEEP mode if there is no valid communication for the configured time. Host can enable this option through the COMM\_TIMEOUT\_CONF register.







# 9.4.1.3 ACTIVE Mode

This is the operation mode with full functionality support. Host can communicate to the device with full control on various features as well as performance diagnostic in this mode.

#### 9.4.1.3.1 Exit ACTIVE Mode

From ACTIVE mode, device can enter SLEEP mode or SHUTDOWN mode through command, ping/tone, timer, or specific event. See Section 9.4.1.1 and Section 9.4.1.2 for details.

#### 9.4.1.3.2 Enter ACTIVE Mode From SHUTDOWN Mode

Device can transition to ACTIVE mode from SHUTDOWN mode only through a WAKE ping/tone. Once in ACTIVE mode, host clears some of the reset-related faults which are expected faults (see Section 9.4.1.1 for details) indicating a POR on certain blocks due to the transition from SHUTDOWN mode to ACTIVE mode. Registers are reset to default; the OTP shadow registers are reloaded with the OTP programmed values.

#### 9.4.1.3.3 Enter ACTIVE Mode From SLEEP Mode

From SLEEP mode, either a WAKE or SLEEPtoACTIVE ping/tone can put the device in ACTIVE mode. A WAKE ping/tone will generate a digital reset to the device. Because the LDO supplies remain on during SLEEP mode, only the *FAULT\_SYS[DRST]* = 1 is set, indicating a digital reset has occurred. Certain expected faults related to being reset are set. See SHUTDOWN mode for detail. Registers are reset to default, the OTP shadow registers are reloaded with the OTP programmed values.

If a SLEEPtoACTIVE ping/tone is used to wake up the device from SLEEP mode to ACTIVE mode, device will simply enter ACTIVE mode without digital resetting but the UART engine will be reset. Hence, in the base device, the *FAULT\_COMM1[COMMCLR\_DET]* = 1 and host clears it after entering ACTIVE mode.

# 9.4.2 Device Reset

There are several conditions which the device will go through: a digital reset, putting the registers to their default settings and reloading the OTP.

- A WAKE ping/tone is sent to transition from SHUTDOWN mode or SLEEP mode to ACTIVE mode.
- A WAKE ping/tone is received in ACTIVE mode.
- The CONTROL1[SOFT\_RESET] = 1 command is sent in ACTIVE mode.
- A HW\_RESET ping/tone is sent under any power mode. This generates a POR-like event to the device. Upon the detection of a HW\_RESET ping/tone, the device will turn off all internal blocks except a bandgap for t<sub>HWRST</sub> duration. Afterward, the device will restart in SHUTDOWN mode.
- Internal power supply faults. See Section 9.3.6.4 for details.
  - AVDD UV, DVDD UV is detected.
- A HFO or LFP watchdog fault will reset the digital.

Apart from the full reset cases, the following conditions will only reset the UART engine. These conditions mainly affect the base device because UART is used to talk to the host MCU. In the base device, the *FAULT\_COMM1[COMMCLR\_DET]* = 1 will be set. These conditions do not affect the stack devices because UART is inactive in those devices.

- A SLEEPtoACTIVE ping is sent to transition from SLEEP mode to ACTIVE mode.
- The following conditions not only clear the UART engine and set the [COMMCLR\_DET] = 1, they also set FAULT\_COMM1[STOP\_DET] = 1 as an indication that an unexpected UART STOP is detected.
  - A SLEEPtoACTIVE ping is sent in ACTIVE mode.
  - A COMM CLEAR signal is sent. This is a dedicated signal to clear the UART engine and instruct the engine to look for a new start of communication frame. See Section 9.3.6.1.1.1 for more details.

#### 9.4.3 Ping and Tone

In the noncommunicable conditions such as in SHUTDOWN or SLEEP mode, or in the loss of communication situations when host would like to instruct for a reset or power down as a communication recovery attempt, a Ping or Tone is used as a form of communication to the device for a specific action.



Ping/Tone Detection	Detected Pin(s)	SHUTDOWN	SLEEP	ACTIVE
SHUTDOWN ping	RX		√	√
SLEEPtoACTIVE ping	RX		$\checkmark$	√
WAKE ping	RX	√	√	√
HW_RESET ping	RX		√	√
SHUTDOWN tone	COMH/L		√	√
SLEEPtoACTIVE tone	COMH/L		√	√
WAKE tone	COMH/L	√	√	√
HW_RESET tone	COMH/L		√	√
Fault tone	COMH/L		√	Only fault tone detection is available
HEARTBEAT	COMH/L		√	

## Table 9-36. Supported Ping/Tone in Different Power Modes

## 9.4.3.1 Ping

A ping is a specific high-low-high signal to the RX pin of the device. Ping is used on the base device as only the base device is connected to the host which the UART RX is accessible. The device detects different low times of the ping signal to differentiate the different ping signals.

The communication pings are referring to the WAKE ping, SLEEPtoACTIVE ping, SHUTDOWN ping, and HW\_RESET ping. These pings instruct the device to a specific power mode when normal communication is not available. By definition, a COMM CLEAR signal on the RX pin is a form of a ping. Because a COMM\_CLR is to clear the UART engine, this signal is covered in Section 9.3.6.1.1.1.




Figure 9-62. Communication Pings

#### 9.4.3.2 Tone

A tone is a fixed number of couplets (pulses) with a specified polarity (all "+" or all "-") sent through the differential vertical interface COMH and COML ports. Tone is used on stack devices as only the COMH/L ports are accessible. The number of couplets for transmission is always greater than the number of couplets needed for detection.

There are four communication tones corresponding to the four communication pings. They are WAKE tone, SLEEPtoACTIVE tone, SHUTDOWN tone, and HW\_RESET tone. In addition to the communication tones, there are two extra tones related to device fault status: Heartbeat tone and Fault tone. These two fault status tones are only available in SLEEP mode. See Section 9.3.6.2.3.3 for details.

Copyright © 2022 Texas Instruments Incorporated






Figure 9-63. Communication Tones

## 9.4.3.3 Ping and Tone Propagation

## Propagates:

The WAKE and SLEEPtoACTIVE pings/tones are part of the normal operation to wake up the device; hence, these two pings/tones can propagate to the next device in a daisy chain configuration. That is, when a device receives a WAKE ping/tone, it generates a WAKE tone and forwards it to the next device. Similar action applies to SLEEPtoACTIVE ping/tone.

The direction of the tone forwarding follows the communication direction, which is set by the *CONTROL1[DIR\_SEL]* bit. See Section 9.3.6.1 for more details. The detection of the tone is supported from the COMH and COML ports on stack devices regardless of the *[DIR\_SEL]* setting. This does not apply to base device because base device detects pings instead.

During normal operation, host can simply send a WAKE or SLEEPtoACTIVE ping to the base device and the corresponding tone will be generated to the rest of the stack devices. During system development, if there is a need to send WAKE or SLEEPtoACTIVE to only some of the devices in the daisy chain, host can use the *CONTROL1[SEND\_WAKE]* or *CONTROL1[SEND\_SLPTOACT]* bit. Device that receives this command will send the corresponding tone to the next device in the daisy chain. Because the WAKE and SLEEPtoACTIVE tones propagate, the rest of the daisy chain connected above also receives the corresponding tone.

## **Does Not Propagate:**

The SHUTDOWN and HW\_RESET pings/tones are mostly used as a communication recovery attempt. Hence these pings/tones do not propagate. That is, when a device receives a SHUTDOWN ping/tone, it starts the shutdown process but the device does not generate another SHUTDOWN tone to the next device. Similar action applies to HW\_RESET ping/tone.

For a base device, as RX pin is connected to the host, SHUTDOWN or HW\_RESET ping can be used on the base device. For stack devices, it is required at least one stack device is connected to the problem device is communicable. Host has to talk to the neighboring device and sets the *CONTROL1[SEND\_SHUTDOWN]* = 1 or *CONTROL2[SEND\_HW\_RESET]* = 1 to instruct the neighboring device to issue the corresponding tone to the problem device. The detection of the tone is supported from the COMH and COML ports on stack devices

**EXAS** 

INSTRUMENTS



regardless of the [DIR\_SEL] setting. This does not apply to a base device because a base device detects pings instead.

Ping/Tone	Propagable	Non-Propagable
WAKE	Receiving device will generate a WAKE tone to the next device	
SLEEPtoACTIVE	Receiving device will generate a SLEEPtoACTIVE tone to the next device	
SHUTDOWN		Receiving device will initialize the shutdown process
HW_RESET		Receiving device will initialize the HW reset process

## Table 9-37. Ping and Tone Propagation Summary



## 9.5 Register Maps

This section has three register map summary tables with registers listed per the order of the register address:

- The NVM (OTP) shadow registers. These read/write-able shadow registers are reset with OTP values
  programmed in the customer OTP space. To program the custom OTP space, host writes the desired values
  to these OTP shadow registers and follows the programming procedure. These registers are included in the
  OTP CRC check. If customer OTP space is not programmed. The shadow registers are loaded with factory
  configuration default value. If the OTP (either factory configuration default or value programmed in customer
  OTP space) is failing to load after a device reset, the shadow registers will be loaded with the hardware
  reset default value instead. The hardware reset default value and the factory configuration default values
  are the same for the majority of the OTP shadow registers. Only the DIR0\_ADDR\_OTP, DIR1\_ADD\_OTP,
  PWR\_TRANSIT\_CONF, CUST\_CRC\_HI/LO registers have a reset value versus factory default, and are
  specified in Section 9.5.1 and their register field descriptions.
- The Read/Write registers. These are registers that the host can read/write to during runtime. A device reset will put these registers back to their reset value.
- The Read registers. These are registers that the host only has read access. A device reset will put these registers back to their reset value.

The register summary tables use the following key:

- Addr = Register address
- Hex = Hexidecimal value
- NVM = Non-volatile memory (OTP) shadow registers
- RSVD = Reserved. Reserved register addresses or bits are not implemented in the device. Any write to these bits is ignored. Reads to these bits always return 0.
- OTP\_SPARE: These are spare OTP and shadow register bits that are implemented in the device. These
  spare bits are included as part of the CRC calculation. These bits are read/write as normal, but do not
  perform any function or influence any device behaviors.
- OTP\_RSVDn = OTP and shadowed registers that are implemented but are reserved for device internal usage, where n refers to the register address. MCU must keep these registers in their default value
- HW Reset default is the value loaded when digital resets (POR like event) whereas Factory Configuration Default is the default value loaded into the OTP cell if customer doesn't program it themselves. Customer cannot read the HW Reset value.

Section 9.5.4 describes the definition of each bit in the registers. The registers in this section are grouped per functional blocks.

Register	Addr	RW	Reset		Data						
Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DIR0_ADDR _OTP	0	NVM	HW Reset Default = 0x00 Factory Configurati on Default = 0x01	SPARE	[1:0]			ADDF	RESS[5:0]		
DIR1_ADDR _OTP	1	NVM	HW Reset Default = 0x00 Factory Configurati on Default = 0x01	SPARE	[1:0]			ADDF	RESS[5:0]		
DEV_CONF	2	NVM	0x54	RSVD	NO_ADJ _CB	MULTI DROP _EN	FCOMM _EN	TWO_ STOP _EN	NFAULT _EN	FTONE _EN	HB_EN

## 9.5.1 OTP Shadow Register Summary



Register Addr RW Reset Data Name Hex Туре Value Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 NUM CELL[3:0] ACTIVE CE 3 NVM HW Reset SPARE[3:0] LL Default = 0x00 Factorv Configurati on Default = 0x0A OTP SPARE 4 NVM 0x00 SPARE[7:0] 15 **BBVC POS** 5 NVM 0x00 CELL16 CELL15 CELL14 CELL13 CELL12 CELL11 CELL10 CELL9 **N1 BBVC POS** 6 NVM 0x00 CELL8 CELL7 CELL6 CELL5 CELL4 CELL3 CELL2 CELL1 N2 ADC CONF 7 NVM 0x00 AUX\_SETTLE[1:0] LPF\_BB[2:0] LPF\_VCELL[2:0] ADC CONF NVM 0x00 SPARE[1:0] ADC DLY[5:0] 8 **OV THRES** 9 NVM 0x3F SPARE SPARE OV\_THR[5:0] н **UV THRES** NVM 0x00 SPARE SPARE UV THR[5:0] Α н OTUT THR В NVM 0xE0 UT THR[2:0] OT THR[4:0] ESH UV DISABL CELL14 CELL13 CELL10 CELL9 С NVM 0x00 CELL16 CELL15 CELL12 CELL11 E1 UV DISABL D NVM 0x00 CELL8 CELL7 CELL6 CELL5 CELL4 CELL3 CELL2 CELL1 F2 FAULT **GPIO\_CONF** Е NVM 0x00 SPI\_EN GPIO2[2:0] GPIO1[2:0] IN EN F NVM SPARE SPARE GPIO\_CONF 0x00 GPIO4[2:0] GPIO3[2:0] 2 GPIO\_CONF 10 NVM 0x00 SPARE[1:0] GPIO6[2:0] GPIO5[2:0] **GPIO\_CONF** 11 NVM 0x00 SPARE[1:0] GPIO8[2:0] GPIO7[2:0] OTP SPARE 0x00 12 NVM SPARE[7:0] 14 OTP SPARE 0x00 13 NVM SPARE[7:0] 13 OTP SPARE 14 NVM 0x00 SPARE[7:0] 12 OTP SPARE 15 NVM 0x00 SPARE[7:0] 11 0x00 MSK PROT MSK UT MSK OT MSK PWR FAULT MSK 16 NVM MSK UV MSK OV MSK MSK COMP SYS FAULT MSK 17 NVM 0x00 SPARE[1] MSK MSK MSK MSK MSK MSK MSK COMM1 соммз OTP COMM3 COMM2 OTP 2 CRC \_HB DATA FCOMM FTONE PWR\_TRAN 18 NVM HW Reset SPARE[2:0] TWARN THR[1:0] SLP\_TIME[2:0] SIT CONF Default = 0x18 Factory Configurati on Default = 0x10

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



Register	Addr	RW	Reset				Data							
Name	Hex	Туре	Value	Bit7	Bit6	Bit5 Bit4	Bit3	Bit2	Bit1	Bit0				
COMM_TIM EOUT_CON F	19	NVM	0x00	SPARE	(	CTS_TIME[2:0]	CTL_ACT		CTL_TIME[2:0]					
TX_HOLD_ OFF	1A	NVM	0x00			1	DLY[7:0]							
MAIN_ADC_ CAL1	1B	NVM	0x00			G	AINL[7:0]							
MAIN_ADC_ CAL2	1C	NVM	0x00	GAINH			OFFSET[6	6:0]						
AUX_ADC_ CAL1	1D	NVM	0x00			G	AINL[7:0]							
AUX_ADC_ CAL2	1E	NVM	0x00	GAINH			OFFSET[6	6:0]						
OTP_RSVD 1F	1F	NVM	0x00		IN'	TERNAL USE. DO NO	OT WRITE TO	THIS ADI	DRESS					
OTP_RSVD 20	20	NVM	0x00		IN	TERNAL USE. DO NO	OT WRITE TO	THIS ADI	DRESS					
	21	NVM	0x00		DATA[7:0] DATA[7:0] DATA[7:0] DATA[7:0] DATA[7:0]									
	22	NVM	0x00		DATA[7:0] DATA[7:0] DATA[7:0] DATA[7:0] DATA[7:0]									
	23	NVM	0x00			C	ATA[7:0]							
CUST_MISC 1 through	24	NVM	0x00			C	ATA[7:0]							
CUST_MISC	25	NVM	0x00		DATA[7:0] DATA[7:0] DATA[7:0] DATA[7:0]									
8	26	NVM	0x00		DATA[7:0] DATA[7:0] DATA[7:0] DATA[7:0] DATA[7:0]									
	27	NVM	0x00			C	ATA[7:0]							
	28	NVM	0x00			C	ATA[7:0]							
STACK_RES PONSE	29	NVM	0x00	SPARE[	1:0]		DEL	.AY[5:0]						
BBP_LOC	2A	NVM	0x00	SF	PARE[2:0]			LOC[4	:0]					
OTP_RSVD 2B	2B	NVM	0x00		IN <sup>-</sup>	TERNAL USE. DO NO	OT WRITE TO	THIS ADI	DRESS					
OTP_SPARE 10	2C	NVM	0x00			SI	PARE[7:0]							
OTP_SPARE 9	2D	NVM	0x00			SI	PARE[7:0]							
OTP_SPARE 8	2E	NVM	0x00			SI	PARE[7:0]							
OTP_SPARE 7	2F	NVM	0x00			SI	PARE[7:0]							
OTP_SPARE 6	30	NVM	0x00			SI	PARE[7:0]							
OTP_SPARE 5	31	NVM	0x00			SF	PARE[7:0]							
OTP_SPARE 4	32	NVM	0x00	SPARE[7:0]										
OTP_SPARE 3	33	NVM	0x00	SPARE[7:0]										
OTP_SPARE 2	34	NVM	0x00			SI	PARE[7:0]							
OTP_SPARE 1	35	NVM	0x00			SI	PARE[7:0]							

Copyright © 2022 Texas Instruments Incorporated



Register Addr RW Reset Data Name Hex Value Туре Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 CUST\_CRC 36 NVM HW Reset CRC[7:0] \_HI Default = 0x57 Factory Configurati on Default = 0x31 CUST\_CRC 37 NVM HW Reset CRC[7:0] LO Default = 0x89 Factory Configurati on Default = 0xF3



## 9.5.2 Read/Write Register Summary

Desister Name	Addr	RW	Reset		Data						
Register Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OTP_PROG_UNL	300	RW	0x00		1	1	COD	E[7:0]			1
OCK1A through OTP_PROG_UNL	301	RW	0x00				COD	E[7:0]			
OCK1D	302	RW	0x00				COD	E[7:0]			
	303	RW	0x00				COD	E[7:0]			
DIR0_ADDR	306	RW	0x00	RS	VD			ADDRE	ESS[5:0]		
DIR1_ADDR	307	RW	0x00	RS	VD			ADDRE	ESS[5:0]		
COMM_CTRL	308	RW	0x00			RS	VD			STACK_ DEV	TOP_ STACK
CONTROL1	309	RW	0x00	DIR_SEL	SEND_ SHUT DOWN	SEND_ WAKE	SEND_ SLPTO ACT	GOTO_ SHUT DOWN	GOTO_ SLEEP	SOFT_ RESET	ADDR_ WR
CONTROL2	30A	RW	0x00			RS	VD			SEND_ HW_ RESET	TSREF _EN
OTP_PROG_CTR L	30B	RW	0x00			RS	VD			PAGE SEL	PROG _GO
ADC_CTRL1	30D	RW	0x00	RSVD	RS	SVD	LPF_BB _EN	LPF_ VCELL_ EN	MAIN_GO	MAIN_M	ODE[1:0]
ADC_CTRL2	30E	RW	0x00	RSVD AUX_CEL AUX_CELL_SEL[4:0] L_ALIGN							
ADC_CTRL3	30F	RW	0x00	RSVD		AUX_GPIC	D_SEL[3:0]		AUX_GO	AUX_M	ODE[1:0]
REG_INT_RSVD	310	RW	0x00		INT	ERNAL USE	E. DO NOT	WRITE TO	THIS ADDRE	SS	
CB_CELL16_CTR	318	RW	0x00		RSVD				TIME[4:0]		
L through CB_CELL1_CTRL	319	RW	0x00		RSVD				TIME[4:0]		
00_00000	31A	RW	0x00		RSVD				TIME[4:0]		
	31B	RW	0x00		RSVD				TIME[4:0]		
	31C	RW	0x00		RSVD				TIME[4:0]		
	31D	RW	0x00		RSVD				TIME[4:0]		
	31E	RW	0x00		RSVD				TIME[4:0]		
	31F	RW	0x00		RSVD				TIME[4:0]		
	320	RW	0x00		RSVD				TIME[4:0]		
	321	RW	0x00		RSVD				TIME[4:0]		
	322	RW	0x00		RSVD				TIME[4:0]		
	323	RW	0x00		RSVD				TIME[4:0]		
	324	RW	0x00		RSVD				TIME[4:0]		
	325	RW	0x00		RSVD				TIME[4:0]		
	326	RW	0x00								
	327	RW	0x00								
VMB_DONE_THR ESH	328	RW	0x3F								
MB_TIMER_CTRL	329	RW	0x00	IX00 RSVD TIME[4:0]							
VCB_DONE_THR ESH	32A	RW	0x00	RS	VD			CB_TI	HR[5:0]		
OTCB_THRESH	32B	RW	0x0F	RSVD	C	OOLOFF[2:	0]		OTCB_1	[HR[3:0]	



<b>_</b>	Addr	RW	Reset				Da	ata			
Register Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OVUV_CTRL	32C	RW	0x00	VCB DONE _THR _LOCK		OVUV_L	OCK[3:0]	1	OVUV _GO	OVUV_M	IODE[1:0]
OTUT_CTRL	32D	RW	0x00	RSVD	OTCB_ THR_ LOCK	ОТ	UT_LOCK[2	2:0]	OTUT _GO	OTUT_M	IODE[1:0]
BAL_CTRL1	32E	RW	0x00			RSVD				DUTY[2:0]	
BAL_CTRL2	32F	RW	0x00	RSVD	CB_ PAUSE	FLTSTOP _EN	OTCB_ EN	BAL_A	CT[1:0]	BAL_GO	AUTO_ BAL
BAL_CTRL3	330	RW	0x00		RSVD			BAL_TIME	E_SEL[3:0]		BAL_TIM E_GO
FAULT_RST1	331	RW	0x00	RST_ PROT	RST_UT	RST_OT	RST_UV	RST_OV	RST_ COMP	RST_SYS	RST_ PWR
FAULT_RST2	332	RW	0x00	RSVD	RST_OTP _CRC	RST_OTP _DATA	RST_ COMM3_ FCOMM	RST_ COMM3_ FTONE	RST_ COMM3_ HB	RST_ COMM2	RST_ COMM1
DIAG_OTP_CTRL	335	RW	0x00		RSVD		FLIP_ FACT_ CRC	MAF	rgin_mode	[2:0]	MARGIN _GO
DIAG_COMM_CT RL	336	RW	0x00			RSVD			SPI_ LOOP BACK	FLIP_TR _CRC	
DIAG_PWR_CTRL	337	RW	0x00			RS	SVD		BIST_ NO_RST		PWR_ BIST_GO
DIAG_CBFET_CT RL1	338	RW	0x00	CBFET16	CBFET15	CBFET14	CBFET13	CBFET12			CBFET9
DIAG_CBFET_CT RL2	339	RW	0x00	CBFET8	CBFET7	CBFET6	CBFET5	CBFET4	CBFET3	CBFET2	CBFET1
DIAG_COMP_CT RL1	33A	RW	0x00		V	CCB_THR[4	:0]			BB_THR[2:0	]
DIAG_COMP_CT RL2	33B	RW	0x00	RSVD	G	PIO_THR[2:	:0]		OW_T	HR[3:0]	
DIAG_COMP_CT RL3	33C	RW	0x00	RSVD	CBFET_C TRL_GO	OW_S	NK[1:0]	СОМ	P_ADC_SE	L[2:0]	COMP_ ADC_GO
DIAG_COMP_CT RL4	33D	RW	0x00			RS	SVD			COMP_ FAULT _INJ	LPF_ FAULT _INJ
DIAG_PROT_CTR L	33E	RW	0x00				RSVD				PROT_ BIST_ NO_RST
OTP_ECC_DATAI	343	RW	0x00				DATA	4[7:0]			
N1 through OTP_ECC_DATAI	344	RW	0x00				DATA	A[7:0]			
N9	345	RW	0x00				DATA	A[7:0]			
	346	RW	0x00				DATA	<b>A</b> [7:0]			
	347	RW	0x00				DATA	<b>A</b> [7:0]			
	348	RW	0x00				DATA	A[7:0]			
	349	RW	0x00				DATA	4[7:0]			
	34A	RW	0x00				DATA	4[7:0]			
	34B	RW	0x00				DATA	4[7:0]			
OTP_ECC_TEST	34C	RW	0x00		RS	VD		DED_ SEC	MANUAL _AUTO	ENC_ DEC	ENABLE
SPI_CONF	34D	RW	0x00	RSVD	CPOL	CPHA			NUMBIT[4:0	0]	

# **BQ79616-Q1, BQ79614-Q1, BQ79612-Q1** SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



Register Name	Addr	RW	Reset				Da	ata			
Register Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPI_TX3,	34E	RW	0x00				DAT	A[7:0]			
SPI_TX2, and SPI_TX1	34F	RW	0x00				DAT	A[7:0]			
	350	RW	0x00				DAT	<b>A</b> [7:0]			
SPI_EXE	351	RW	0x02			RS	VD			SS_CTRL	SPI_GO
OTP_PROG_UNL	352	RW	0x00				COD	E[7:0]			
OCK2A through OTP PROG UNL	353	RW	0x00				COD	E[7:0]			
OCK2D	354	RW	0x00				COD	E[7:0]			
	355	RW	0x00	CODE[7:0] CODE[7:0] CODE[7:0]							
DEBUG_CTRL_U NLOCK	700	RW	0x00				COD	E[7:0]			
DEBUG_COMM_ CTRL1	701	RW	0x04		RSVD		UART_ BAUD	UART_ MIRROR _EN	UART_ TX_EN	USER_ UART_ EN	USER_ DAISY _EN
DEBUG_COMM_ CTRL2	702	RW	0x0F		RS	VD		COML_ TX_EN	COML_ RX_EN	COMH_ TX_EN	COMH_ RX_EN

# 9.5.3 Read-Only Register Summary

Register Name	Addr	RW	Reset				Da	ata			
Register Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PARTID	500	R	0x00				REV	/[7:0]			
DEV_REVID	E00	R	0x00	DEV_REVID[7:0]         ID[7:0]							
	501	R	0x00				ID[	7:0]			
	502	R	0x00				ID[	7:0]			
	503	R	0x00				ID[	7:0]			
	504	R	0x00				ID[	7:0]			
DIE_ID1 through DIE_ID9	505	R	0x00				ID[	7:0]			
	506	R	0x00				ID[	7:0]			
	507	R	0x00				ID[	7:0]			
	508	R	0x00		ID[7:0]						
	509	R	0x00	REV[7:0]         DEV_REVID[7:0]         ID[7:0]         DATA[7:0]         DATA[7:0]         DATA[7:0]         DATA[7:0]         DATA[7:0]         DATA[7:0]         DATA[7:0]         DATA[7:0]         DATA[7:0]							
CUST_CRC_RSLT _HI	50C	R	0x31		ID[7:0] ID[7:0] ID[7:0] CRC[7:0] DATA[7:0]						
CUST_CRC_RSLT _LO	50D	R	0xF3		CRC[7:0]						
OTP_ECC_DATA	510	R	0x00				DAT	4[7:0]			
OUT1 through OTP_ECC_DATA	511	R	0x00				DAT	<b>A</b> [7:0]			
	512	R	0x00				DAT	4[7:0]			
	513	R	0x00				DAT	<b>A</b> [7:0]			
	514	R	0x00				DAT	4[7:0]			
	515	R	0x00				DAT	4[7:0]			
	516	R	0x00				DAT	4[7:0]			
	517	R	0x00				DAT	4[7:0]			
	518	R	0x00	DATA[7:0]							
OTP_PROG_STA T	519	R	0x00	UNLOCK	OTERR	UVERR	OVERR	SUVERR	SOVERR	PROG ERR	DONE
OTP_CUST1_STA T	51A	R	0x00	LOADED	LOAD WRN	LOAD ERR	FMTERR	PROGOK	UVOK	OVOK	TRY



<b>-</b> · / <b>N</b>	Addr	RW	Reset				Da	ata			
Register Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OTP_CUST2_STA T	51B	R	0x00	LOADED	LOAD WRN	LOAD ERR	FMTERR	PROGOK	UVOK	OVOK	TRY
SPI_RX3,	520	R	0x00				DATA	A[7:0]			
SPI_RX2, and SPI_RX1	521	R	0x00				DATA	4[7:0]			
_	522	R	0x00				1	<b>\</b> [7:0]		1	
DIAG_STAT	526	R	0x00		RSVD		DRDY_ OTUT	DRDY_ OVUV	DRDY_ BIST_ OTUT	DRDY_ BIST_ OVUV	DRDY_ BIST_ PWR
ADC_STAT1	527	R	0x00		RSVD		RSVD	DRDY_ AUX_ GPIO	DRDY_ AUX_ CELL	DRDY_ AUX_ MISC	DRDY_ MAIN_ ADC
ADC_STAT2	528	R	0x00	RS	VD	DRDY_ LPF	DRDY_ GPIO	DRDY_ VCOW	DRDY_ CBOW	DRDY_ CBFET	DRDY_ VCCB
GPIO_STAT	52A	R	0x00	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1
BAL_STAT	52B	R	0x00	INVALID_ CBCONF	OT_ PAUSE_ DET	CB_ INPAUSE	MB_RUN	CB_RUN	ABORT FLT	MB_ DONE	CB_ DONE
DEV_STAT	52C	R	0x00	RSVD	FACT_ CRC_ DONE	CUST_ CRC_ DONE	OTUT_ RUN	OVUV_ RUN	RSVD	AUX_ RUN	MAIN_ RUN
FAULT_SUMMAR Y	52D	R	0x00	FAULT_ PROT	FAULT_ COMP_ ADC	FAULT_ OTP	FAULT_ COMM	FAULT_ OTUT	FAULT_ OVUV	FAULT_ SYS	FAULT_ PWR
FAULT_COMM1	530	R	0x00		RSVD	1	UART_TR	UART_ RR	UART_ RC	COMM CLR_ DET	STOP_ DET
FAULT_COMM2	531	R	0x00	COML_ TR	COML_ RR	COML_ RC	COML_ BIT	COMH_ TR	COMH_ RR	COMH_ RC	COMH_ BIT
FAULT_COMM3	532	R	0x00		RS	VD		FCOMM _DET	FTONE _DET	HB_FAIL	HB_FAST
FAULT_OTP	535	R	0x00	RSVD	DED_ DET	SEC_DET	CUST_ CRC	FACT_ CRC	CUSTLD ERR	FACTLD ERR	GBLOV ERR
FAULT_SYS	536	R	0x00	LFO	RSVD	GPIO	DRST	CTL	CTS	TSHUT	TWARN
FAULT_PROT1	53A	R	0x00			RS	VD			TPARITY _FAIL	VPARITY _FAIL
FAULT_PROT2	53B	R	0x00	RSVD	BIST_ ABORT	TPATH _FAIL	VPATH _FAIL	UTCOMP _FAIL	OTCOMP _FAIL	OVCOMP _FAIL	UVCOMP _FAIL
FAULT_OV1	53C	R	0x00	OV16_ DET	OV15_ DET	OV14_ DET	OV13_ DET	OV12_ DET	OV11_ DET	OV10_ DET	OV9_DET
FAULT_OV2	53D	R	0x00	OV8_DET	OV7_DET	OV6_DET	OV5_DET	OV4_DET	OV3_DET	OV2_DET	OV1_DET
FAULT_UV1	53E	R	0x00	UV16_ DET	UV15_ DET	UV14_ DET	UV13_ DET	UV12_ DET	UV11_ DET	UV10_ DET	UV9_DET
FAULT_UV2	53F	R	0x00	UV8_DET	UV7_DET	UV6_DET	UV5_DET	UV4_DET	UV3_DET	UV2_DET	UV1_DET
FAULT_OT	540	R	0x00	OT8_DET	OT7_DET	OT6_DET	OT5_DET	OT4_DET	OT3_DET	OT2_DET	OT1_DET
FAULT_UT	541	R	0x00	UT8_DET	UT7_DET	UT6_DET	UT5_DET	UT4_DET	UT3_DET	UT2_DET	UT1_DET
FAULT_COMP_G PIO	543	R	0x00	GPIO8_ FAIL	GPIO7_ FAIL	GPIO6_ FAIL	GPIO5_ FAIL	GPIO4_ FAIL	GPIO3_ FAIL	GPIO2_ FAIL	GPIO1_ FAIL
FAULT_COMP_V CCB1	545	R	0x00	CELL16_ FAIL	CELL15_ FAIL	CELL14_ FAIL	CELL13_ FAIL	CELL12_ FAIL	CELL11_ FAIL	CELL10_ FAIL	CELL9_ FAIL
FAULT_COMP_V CCB2	546	R	0x00	CELL8_ FAIL	CELL7_ FAIL	CELL6_ FAIL	CELL5_ FAIL	CELL4_ FAIL	CELL3_ FAIL	CELL2_ FAIL	CELL1_ FAIL
FAULT_COMP_V COW1	548	R	0x00	VCOW16 _FAIL	VCOW15 _FAIL	VCOW14 _FAIL	VCOW13 _FAIL	VCOW12 _FAIL	VCOW11 _FAIL	VCOW10 _FAIL	VCOW9 _FAIL

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback 119

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022

rowr	Desister Neme	Addr	RW	Reset				Da	ata			
COM2COM2ComCPAILF	Register Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OW1OW1FAILFAI		549	R	0x00								
OW2OW2FAILFAI		54B	R	0x00								
BRETImage: mage:		54C	R	0x00								
BFET2Image: state stat		54E	R	0x00			-					
SC		54F	R	0x00								
FAULT_PWR2SoFAOPENOPENOPENOVOVOVOSCOSCOSCOVFAULT_PWR3568RRSVDRSVDPWRBISTRSVDREFH_NEGF_ISREF_ISREF_OVFAULT_PWR3564RRSVDCELL16CELL15CELL16CELL10CEL110CEL1110CEL1110CEL1110CEL1110CEL1110CEL1110CEL111		550	R	0x00			RS	VD			ADC_	LPF_FAIL
FAULT_PWR3S54RRRSV0FAULTRSV0RSV0RSV0RSV0AVDOUV _0RSTCB_COMPLETE1556R0.000CELL6CELL16CELL11CELL12CELL12CELL14CELL13CELL14CEL13 <td>FAULT_PWR1</td> <td>552</td> <td>R</td> <td>0x00</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	FAULT_PWR1	552	R	0x00								
TImage: constraint of the sector	FAULT_PWR2	553	R	0x00	RSVD		RSVD				_	
CBCMCMDONE <td>FAULT_PWR3</td> <td>554</td> <td>R</td> <td>RSVD</td> <td></td> <td></td> <td>RSVD</td> <td></td> <td></td> <td>RSVD</td> <td>RSVD</td> <td></td>	FAULT_PWR3	554	R	RSVD			RSVD			RSVD	RSVD	
Image: Section of the secting of the secting of the secting of t	CB_COMPLETE1	556	R	0x00			-					
VCELL16_HI/LO568R0x80RESULT[7:0]569R0x00RESULT[7:0]569R0x00RESULT[7:0]560R0x00RESULT[7:0]561R0x00RESULT[7:0]562R0x00RESULT[7:0]563R0x00RESULT[7:0]564R0x00RESULT[7:0]565R0x00RESULT[7:0]VCELL13_HI/LO567R0x00RESULT[7:0]567R0x00RESULT[7:0]VCELL12_HI/LO570R0x00RESULT[7:0]VCELL11_HI/LO572R0x00RESULT[7:0]VCELL19_HI/LO573R0x00RESULT[7:0]VCELL19_HI/LO574R0x00RESULT[7:0]VCELL2_HI/LO578R0x00RESULT[7:0]VCELL3_HI/LO578R0x00RESULT[7:0]VCELL3_HI/LO574R0x00RESULT[7:0]VCELL3_HI/LO574R0x00RESULT[7:0]VCELL3_HI/LO576R0x00RESULT[7:0]VCELL5_HI/LO576R0x00RESULT[7:0]VCELL5_HI/LO576R0x00RESULT[7:0]VCELL5_HI/LO576R0x00RESULT[7:0]VCELL5_HI/LO576R0x00RESULT[7:0]VCELL5_HI/LO576R0x00RESULT[7:0]VCELL5_HI/LO576R0x00RESULT[7:0]VCE	CB_COMPLETE2	557	R	0x00								
569         R         0x00         RESULT(7:0)           VCELL15_HI/LO         564         R         0x80         RESULT(7:0)           568         R         0x00         RESULT(7:0)           VCELL14_HI/LO         56C         R         0x80         RESULT(7:0)           VCELL13_HI/LO         56C         R         0x80         RESULT(7:0)           VCELL13_HI/LO         56E         R         0x80         RESULT(7:0)           VCELL12_HI/LO         56E         R         0x80         RESULT(7:0)           VCELL12_HI/LO         570         R         0x80         RESULT(7:0)           VCELL11_HI/LO         570         R         0x80         RESULT(7:0)           VCELL11_HI/LO         572         R         0x80         RESULT(7:0)           VCELL10_HI/LO         573         R         0x00         RESULT(7:0)           VCELL10_HI/LO         574         R         0x80         RESULT(7:0)           VCELL19_HI/LO         576         R         0x80         RESULT(7:0)           VCELL8_HI/LO         576         R         0x80         RESULT(7:0)           VCELL8_HI/LO         578         R         0x80         RESULT(7:0)	BAL_TIME	558	R	0x00					TIME[6:0]			
VCELL15_HI/L0         56A         R         0x80         RESULT[7:0]           56B         R         0x00         RESULT[7:0]           VCELL14_HI/L0         56C         R         0x80         RESULT[7:0]           VCELL13_HI/L0         56C         R         0x80         RESULT[7:0]           VCELL13_HI/L0         56E         R         0x80         RESULT[7:0]           VCELL13_HI/L0         56E         R         0x80         RESULT[7:0]           VCELL14_HI/L0         56E         R         0x80         RESULT[7:0]           VCELL14_HI/L0         56E         R         0x80         RESULT[7:0]           VCELL14_HI/L0         570         R         0x80         RESULT[7:0]           VCELL14_HI/L0         572         R         0x80         RESULT[7:0]           VCELL1_HI/L0         572         R         0x80         RESULT[7:0]           VCELL1_HI/L0         574         R         0x80         RESULT[7:0]           VCELL3_HI/L0         576         R         0x80         RESULT[7:0]           VCELL3_HI/L0         577         R         0x80         RESULT[7:0]           VCELL3_HI/L0         578         R         0x80	VCELL16_HI/LO	568	R	0x80				RESU	LT[7:0]			
56BR0x00RESULT[7:0]VCELL14_HI/L056CR0x80RESULT[7:0]56DR0x00RESULT[7:0]VCELL13_HI/L056ER0x80RESULT[7:0]VCELL12_HI/L0570R0x80RESULT[7:0]VCELL12_HI/L0570R0x80RESULT[7:0]VCELL11_HI/L0572R0x80RESULT[7:0]VCELL11_HI/L0573R0x80RESULT[7:0]VCELL10_HI/L0574R0x80RESULT[7:0]VCELL10_HI/L0576R0x80RESULT[7:0]VCELL1_HI/L0576R0x80RESULT[7:0]VCELL1_HI/L0576R0x80RESULT[7:0]VCELL1_HI/L0578R0x80RESULT[7:0]VCELL1_HI/L0578R0x80RESULT[7:0]VCELL1_HI/L0578R0x80RESULT[7:0]VCELL1_HI/L0578R0x80RESULT[7:0]VCELL1_HI/L0578R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]		569	R	0x00								
VCELL14_HI/LO         56C         R         0x80         RESULT[7:0]           56D         R         0x00         RESULT[7:0]           VCELL13_HI/LO         56E         R         0x80         RESULT[7:0]           VCELL13_HI/LO         56E         R         0x80         RESULT[7:0]           VCELL12_HI/LO         56F         R         0x80         RESULT[7:0]           VCELL12_HI/LO         570         R         0x80         RESULT[7:0]           VCELL12_HI/LO         570         R         0x80         RESULT[7:0]           VCELL11_HI/LO         570         R         0x80         RESULT[7:0]           VCELL11_HI/LO         572         R         0x80         RESULT[7:0]           VCELL11_HI/LO         573         R         0x80         RESULT[7:0]           VCELL10_HI/LO         574         R         0x80         RESULT[7:0]           VCELL9_HI/LO         576         R         0x80         RESULT[7:0]           VCELL9_HI/LO         578         R         0x80         RESULT[7:0]           VCELL9_HI/LO         574         R         0x80         RESULT[7:0]           VCELL9_HI/LO         578         R         0x80	VCELL15_HI/LO											
56D         R         0x00         RESULT[7:0]           VCELL13_HI/LO         56E         R         0x80         RESULT[7:0]           VCELL12_HI/LO         56F         R         0x00         RESULT[7:0]           VCELL12_HI/LO         570         R         0x80         RESULT[7:0]           VCELL12_HI/LO         570         R         0x80         RESULT[7:0]           VCELL12_HI/LO         570         R         0x80         RESULT[7:0]           VCELL11_HI/LO         572         R         0x80         RESULT[7:0]           VCELL11_HI/LO         572         R         0x80         RESULT[7:0]           VCELL11_HI/LO         572         R         0x80         RESULT[7:0]           VCELL10_HI/LO         574         R         0x80         RESULT[7:0]           VCELL9_HI/LO         576         R         0x80         RESULT[7:0]           VCELL9_HI/LO         578         R         0x80         RESULT[7:0]           VCELL9_HI/LO         574         R         0x80         RESULT[7:0]           VCELL9_HI/LO         578         R         0x80         RESULT[7:0]           VCELL9_HI/LO         570         R         0x80												
VCELL13_HI/LO         56E         R         0x00         RESULT[7:0]           VCELL12_HI/LO         570         R         0x00         RESULT[7:0]           VCELL12_HI/LO         570         R         0x00         RESULT[7:0]           VCELL12_HI/LO         570         R         0x00         RESULT[7:0]           VCELL11_HI/LO         572         R         0x00         RESULT[7:0]           VCELL10_HI/LO         573         R         0x00         RESULT[7:0]           VCELL10_HI/LO         574         R         0x00         RESULT[7:0]           VCELL10_HI/LO         574         R         0x00         RESULT[7:0]           VCELL10_HI/LO         576         R         0x00         RESULT[7:0]           VCELL9_HI/LO         576         R         0x00         RESULT[7:0]           VCELL8_HI/LO         578         R         0x00         RESULT[7:0]           VCELL1_HI/LO         57A         R         0x00         RESULT[7:0]           VCELL5_HI/LO         57B         R         0x00         RESULT[7:0]           VCELL5_HI/LO         57C         R         0x00         RESULT[7:0]           VCELL5_HI/LO         57E         R </td <td>VCELL14_HI/LO</td> <td></td>	VCELL14_HI/LO											
56F         R         0x0         RESULT[7:0]           VCELL12_HI/LO         570         R         0x00         RESULT[7:0]           VCELL12_HI/LO         570         R         0x00         RESULT[7:0]           VCELL11_HI/LO         572         R         0x00         RESULT[7:0]           VCELL11_HI/LO         572         R         0x00         RESULT[7:0]           VCELL10_HI/LO         573         R         0x00         RESULT[7:0]           VCELL10_HI/LO         574         R         0x00         RESULT[7:0]           VCELL9_HI/LO         576         R         0x00         RESULT[7:0]           VCELL9_HI/LO         576         R         0x00         RESULT[7:0]           VCELL8_HI/LO         578         R         0x00         RESULT[7:0]           VCELL8_HI/LO         578         R         0x00         RESULT[7:0]           VCELL1_HI/LO         578         R         0x00         RESULT[7:0]           VCELL1_HI/LO         578         R         0x00         RESULT[7:0]           VCELL1_HI/LO         578         R         0x00         RESULT[7:0]           VCELL5_HI/LO         577         R         0x00												
VCELL12_HI/L0         570         R         0x80         RESULT[7:0]           571         R         0x00         RESULT[7:0]           VCELL11_HI/L0         572         R         0x80         RESULT[7:0]           VCELL11_HI/L0         572         R         0x80         RESULT[7:0]           VCELL10_HI/L0         574         R         0x80         RESULT[7:0]           VCELL10_HI/L0         574         R         0x80         RESULT[7:0]           VCELL9_HI/L0         576         R         0x80         RESULT[7:0]           VCELL8_HI/L0         576         R         0x80         RESULT[7:0]           VCELL8_HI/L0         578         R         0x80         RESULT[7:0]           VCELL8_HI/L0         578         R         0x80         RESULT[7:0]           VCELL8_HI/L0         578         R         0x80         RESULT[7:0]           VCELL4_HI/L0         578         R         0x80         RESULT[7:0]           VCELL5_HI/L0         577         R         0x80         RESULT[7:0]           VCELL5_HI/L0         578         R         0x80         RESULT[7:0]           VCELL5_HI/L0         578         R         0x80	VCELL13_HI/LO											
571         R         0x00         RESULT[7:0]           VCELL11_HI/LO         572         R         0x80         RESULT[7:0]           VCELL11_HI/LO         572         R         0x80         RESULT[7:0]           VCELL10_HI/LO         574         R         0x80         RESULT[7:0]           VCELL9_HI/LO         574         R         0x80         RESULT[7:0]           VCELL9_HI/LO         576         R         0x80         RESULT[7:0]           VCELL8_HI/LO         576         R         0x80         RESULT[7:0]           VCELL8_HI/LO         578         R         0x80         RESULT[7:0]           VCELL7_HI/LO         578         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57A         R         0x80         RESULT[7:0]           VCELL5_HI/LO         57A         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57C         R         0x80         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]												
VCELL11_HI/LO572R0x80RESULT[7:0]573R0x00RESULT[7:0]VCELL10_HI/LO574R0x80RESULT[7:0]575R0x00RESULT[7:0]VCELL9_HI/LO576R0x80RESULT[7:0]VCELL8_HI/LO578R0x00RESULT[7:0]VCELL8_HI/LO578R0x80RESULT[7:0]VCELL7_HI/LO578R0x80RESULT[7:0]VCELL7_HI/LO57AR0x80RESULT[7:0]VCELL6_HI/LO57AR0x80RESULT[7:0]VCELL6_HI/LO57CR0x80RESULT[7:0]VCELL5_HI/LO57ER0x80RESULT[7:0]VCELL5_HI/LO57ER0x80RESULT[7:0]VCELL5_HI/LO57ER0x80RESULT[7:0]VCELL5_HI/LO57ER0x80RESULT[7:0]VCELL5_HI/LO57ER0x80RESULT[7:0]												
573R0x00RESULT[7:0]VCELL10_HI/L0574R0x80RESULT[7:0]575R0x00RESULT[7:0]VCELL9_HI/L0576R0x80RESULT[7:0]VCELL8_HI/L0578R0x80RESULT[7:0]VCELL7_HI/L0578R0x80RESULT[7:0]VCELL7_HI/L0578R0x80RESULT[7:0]VCELL6_HI/L0578R0x80RESULT[7:0]VCELL6_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]VCELL5_HI/L0576R0x80RESULT[7:0]	VCELL11 HI/LO											
VCELL10_HI/LO $574$ R         0x80         RESULT[7:0] $575$ R         0x00         RESULT[7:0]           VCELL9_HI/LO $576$ R         0x80         RESULT[7:0]           VCELL8_HI/LO $576$ R         0x80         RESULT[7:0]           VCELL8_HI/LO $578$ R         0x80         RESULT[7:0]           VCELL7_HI/LO $578$ R         0x80         RESULT[7:0]           VCELL6_HI/LO $578$ R         0x80         RESULT[7:0]           VCELL6_HI/LO $574$ R         0x80         RESULT[7:0]           VCELL6_HI/LO $576$ R         0x80         RESULT[7:0]           VCELL6_HI/LO $576$ R         0x80         RESULT[7:0]           VCELL5_HI/LO $576$ R         0x80         RESULT[7:0]           VCELL5_HI/LO $576$ R         0x80         RESULT[7:0]												
575         R         0x00         RESULT[7:0]           VCELL9_HI/LO         576         R         0x80         RESULT[7:0]           577         R         0x00         RESULT[7:0]           577         R         0x00         RESULT[7:0]           VCELL8_HI/LO         578         R         0x80         RESULT[7:0]           VCELL7_HI/LO         578         R         0x80         RESULT[7:0]           VCELL7_HI/LO         57A         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57A         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57C         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57C         R         0x80         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]	VCELL10 HI/LO											
VCELL9_HI/LO         576         R         0x80         RESULT[7:0]           577         R         0x00         RESULT[7:0]           VCELL8_HI/LO         578         R         0x80         RESULT[7:0]           VCELL7_HI/LO         578         R         0x80         RESULT[7:0]           VCELL7_HI/LO         57A         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57B         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57C         R         0x80         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]	_											
577         R         0x00         RESULT[7:0]           VCELL8_HI/L0         578         R         0x80         RESULT[7:0]           579         R         0x00         RESULT[7:0]           VCELL7_HI/L0         57A         R         0x80         RESULT[7:0]           VCELL6_HI/L0         57B         R         0x80         RESULT[7:0]           VCELL6_HI/L0         57C         R         0x80         RESULT[7:0]           VCELL5_HI/L0         57E         R         0x80         RESULT[7:0]	VCELL9 HI/LO			0x80								
VCELL8_HI/LO         578         R         0x80         RESULT[7:0]           579         R         0x00         RESULT[7:0]           VCELL7_HI/LO         57A         R         0x80         RESULT[7:0]           VCELL6_HI/LO         57B         R         0x00         RESULT[7:0]           VCELL6_HI/LO         57C         R         0x00         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x00         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]	_			0x00								
579         R         0x00         RESULT[7:0]           VCELL7_HI/L0         57A         R         0x80         RESULT[7:0]           57B         R         0x00         RESULT[7:0]           VCELL6_HI/L0         57C         R         0x80         RESULT[7:0]           VCELL5_HI/L0         57D         R         0x80         RESULT[7:0]           VCELL5_HI/L0         57E         R         0x80         RESULT[7:0]	VCELL8 HI/LO											
VCELL7_HI/LO         57A         R         0x80         RESULT[7:0]           57B         R         0x00         RESULT[7:0]           VCELL6_HI/LO         57C         R         0x80         RESULT[7:0]           57D         R         0x80         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]	_		R	0x00								
57B         R         0x00         RESULT[7:0]           VCELL6_HI/L0         57C         R         0x80         RESULT[7:0]           57D         R         0x00         RESULT[7:0]           VCELL5_HI/L0         57E         R         0x80         RESULT[7:0]	VCELL7_HI/LO		R	0x80								
VCELL6_HI/LO         57C         R         0x80         RESULT[7:0]           57D         R         0x00         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]												
57D         R         0x00         RESULT[7:0]           VCELL5_HI/LO         57E         R         0x80         RESULT[7:0]	VCELL6_HI/LO											
VCELL5_HI/LO 57E R 0x80 RESULT[7:0]			R	0x00								
	VCELL5_HI/LO											
	_	57F	R	0x00								

Copyright © 2022 Texas Instruments Incorporated



	Addr	RW	Reset				Da	ata					
Register Name	Hex	Туре	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
VCELL4_HI/LO	580	R	0x80				RESU	LT[7:0]	I				
	581	R	0x00				RESU	LT[7:0]					
VCELL3_HI/LO	582	R	0x80		RESULT[7:0]         RESULT[7:0]								
	583	R	0x00		RESULT[7:0]								
VCELL2_HI/LO	584	R	0x80		RESULT[7:0]								
	585	R	0x00				RESU	LT[7:0]					
VCELL1_HI/LO	586	R	0x80				RESU	LT[7:0]					
	587	R	0x00				RESU	LT[7:0]					
BUSBAR_HI/LO	588	R	0x80				RESU	LT[7:0]					
	589	R	0x00				RESU	LT[7:0]					
TSREF_HI/LO	58C	R	0x80				RESU	LT[7:0]					
	58D	R	0x00				RESU	LT[7:0]					
GPIO1_HI/LO	58E	R	0x80				RESU	LT[7:0]					
	58F	R	0x00										
GPIO2 HI/LO	590	R	0x80										
_	591	R	0x00										
GPIO3_HI/LO	592	R	0x80										
_	593	R	0x00										
GPIO4_HI/LO	594	R	0x80										
	595	R	0x00										
GPIO5_HI/LO	596	R	0x80										
0	597	R	0x00										
GPIO6 HI/LO	598	R	0x80										
	599	R	0x00										
GPIO7_HI/LO	59A	R	0x80					LT[7:0]					
	59B	R	0x00					LT[7:0]					
GPIO8_HI/LO	59C	R	0x80					LT[7:0]					
	59D	R	0x00					LT[7:0]					
DIETEMP1_HI/LO	5AE	R	0x80					LT[7:0]					
	5AF	R	0x00					LT[7:0]					
DIETEMP2_HI/LO	5B0	R	0x80					LT[7:0]					
	5B0	R	0x00					LT[7:0]					
AUX CELL HI/LO	5B2	R	0x80					LT[7:0]					
	5B2	R	0x00					LT[7:0]					
AUX_GPIO_HI/LO	5B3 5B4	R	0x00 0x80					LT[7:0]					
	5B5	R	0x00					LT[7:0]					
AUX_BAT_HI/LO	5B6	R	0x80					LT[7:0]					
	5B7	R	0x00					LT[7:0]					
AUX_REFL_HI/LO	5B8	R	0x80					LT[7:0]					
	5B9	R	0x00					LT[7:0]					
AUX_VBG2_HI/LO	5BA	R	0x80					LT[7:0]					
	5BB	R	0x00					LT[7:0]					
AUX_AVAO_REF_ HI/LO	5BE	R	0x80					LT[7:0]					
	5BF	R	0x00				RESU	LT[7:0]					

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



	Addr	RW	Reset			Da	ata			
Register Name	Hex	Туре	Value	Bit7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
AUX_AVDD_REF_	5C0	R	0x80			RESU	LT[7:0]	1		1
HI/LO	5C1	R	0x00			RESU	LT[7:0]			
AUX_OV_DAC_HI	5C2	R	0x80			RESU	LT[7:0]			
/LO	5C3	R	0x00			RESU	LT[7:0]			
AUX_UV_DAC_HI/	5C4	R	0x80			RESU	LT[7:0]			
LO	5C5	R	0x00			RESU	LT[7:0]			
AUX_OT_OTCB_	5C6	R	0x80			RESU	LT[7:0]			
DAC_HI/LO	5C7	R	0x00			RESU	LT[7:0]			
AUX_UT_DAC_HI/	5C8	R	0x80			RESU	LT[7:0]			
LO	5C9	R	0x00			RESU	LT[7:0]			
AUX_VCBDONE_	5CA	R	0x80			RESU	LT[7:0]			
DAC_HI/LO	5CB	R	0x00			RESU	LT[7:0]			
AUX_VCM_HI/LO	5CC	R	0x80			RESU	LT[7:0]			
	5CD	R	0x00			RESU	LT[7:0]			
REFOVDAC_HI/L	5D0	R	0x00			RESU	LT[7:0]			
0	5D1	R	0x00			RESU	LT[7:0]			
DIAG_MAIN_HI/L	5D2	R	0x00			RESU	LT[7:0]			
0	5D3	R	0x00			RESU	LT[7:0]			
DIAG_AUX_HI/LO	5D4	R	0x00			RESU	LT[7:0]			
	5D5	R	0x00			RESU	LT[7:0]			
DEBUG_COMM_S TAT	780	R	0x33 for base 0x3F for stack	RSVD	HW_ UART_ DRV	HW_ DAISY_ DRV	COML_ TX_ON	COML_ RX_ON	COMH_ TX_ON	COMH_ RX_ON
DEBUG_UART_R C	781	R	0x00	RSVD	RC_IERR	RC_ TXDIS	RC_SOF	RC_ BYTE_ ERR	RC_ UNEXP	RC_CRC
DEBUG_UART_R R_TR	782	R	0x00	RSVD	1	TR_SOF	TR_WAIT	RR_SOF	RR_ BYTE_ ERR	RR_CRC
Т	783	R	0x00	RSVD		PERR	BERR_ TAG	SYNC2	SYNC1	BIT
DEBUG_COMH_R C	784	R	0x00	RSVD	RC_IERR	RC_ TXDIS	RC_SOF	RC_ BYTE_ ERR	RC_ UNEXP	RC_CRC
DEBUG_COMH_R R_TR	785	R	0x00	RSVD	TR_WAIT	RR_ TXDIS	RR_SOF	RR_ BYTE_ ERR	RR_ UNEXP	RR_CRC
DEBUG_COML_BI T	786	R	0x00	RSVD		PERR	BERR_ TAG	SYNC2	SYNC1	BIT
DEBUG_COML_R C	787	R	0x00	RSVD	RC_IERR	RC_ TXDIS	RC_SOF	RC_ BYTE_ ERR	RC_ UNEXP	RC_CRC
DEBUG_COML_R R_TR	788	R	0x00	RSVD	TR_WAIT	RR_ TXDIS	RR_SOF	RR_ BYTE_ ERR	RR_ UNEXP	RR_CRC
DEBUG_UART_DI SCARD	789	R	0x00			COUN	NT[7:0]	1	1	
DEBUG_COMH_D ISCARD	78A	R	0x00			COUN	NT[7:0]			

Copyright © 2022 Texas Instruments Incorporated



Data Addr RW Reset **Register Name** Hex Туре Value Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 DEBUG\_COML\_D 78B 0x00 COUNT[7:0] R **ISCARD** DEBUG\_UART\_V 78C R 0x00 COUNT[7:0] ALID\_HI/LO 78D R 0x00 COUNT[7:0] DEBUG\_COMH\_V 78E R 0x00 COUNT[7:0] ALID\_HI/LO 78F R 0x00 COUNT[7:0] DEBUG\_COML\_V 0x00 790 R COUNT[7:0] ALID\_HI/LO 791 R 0x00 COUNT[7:0] DEBUG\_OTP\_SE 7A0 R 0x00 BLOCK[7:0] C\_BLK DEBUG\_OTP\_DE 7A1 R 0x00 BLOCK[7:0] D\_BLK



# 9.5.4 Register Field Descriptions

# 9.5.4.1 Device Addressing Setup

## 9.5.4.1.1 DIR0\_ADDR\_OTP

Address	0x0000										
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	SPAF	RE[1:0]		Bit 3         Bit 2         Bit 1         Bit 0           ADDRESS[5:0]         0							
Reset	set 0 0 0 0 0 0 0 0 0 0										
	SPARE[1:0] = Spare										
AD		this register won This register is u	i't change the de ised for the syste	vice address ac em to program th	sed when <i>[DIR_S</i> tively in use. ne device addres follow the OTP p	s to OTP, which	will be loaded to	0			

## 9.5.4.1.2 DIR1\_ADDR\_OTP

Address	0x0001										
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	SPAF	RE[1:0]		ADDRESS[5:0]							
Reset	0	0	0	0	0	0	0	0			
	SPARE[1:0] = Spare										
AD		this register wor This register is u	i't change the de used for the syste	evice address act em to program th	tively in use. ne device addres		grammed in the will be loaded to cedure.	0			

#### 9.5.4.1.3 CUST\_MISC1 through CUST\_MISC8

Address	0x0021 to 0x0028										
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		DATA[7:0]									
Reset	0	0	0	0	0	0	0	0			
	DATA[7:0] =	Customer scrate	ch pad		•						

## 9.5.4.1.4 DIR0\_ADDR

Address	0x0306											
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name	R	SVD		Bit 5     Bit 4     Bit 3     Bit 2     Bit 1     Bit 0       ADDRESS[5:0]       0     0     0     0     0       current device address used by the device when [DIR_SEL] = 0. At POR, this register is vice address value in the OTP (same OTP device address loaded to DIR0_ADDR_OTP								
Reset	0	0	0	0	0	0	0	0				
	RSVD = Reserved											
AD	DRESS[5:0] =	loaded from the register). Host c take on the new	device address an re-address th address immed	value in the OTF le device by writi iately.		vice address load vice address to t	ded to <i>DIR0_ADI</i> his register, and	DR_OTP the device will				

## 9.5.4.1.5 DIR1\_ADDR

Address	0x0307							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	R	SVD		ADDRESS[5:0]				
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved	•					



ADDRESS[5:0] = Always shows the current device address used by the device when [*DIR\_SEL*] = 1. At POR, this register is loaded from the device address value in the OTP (same OTP device address loaded to *DIR1\_ADDR\_OTP* register). Host can re-address the device by writing a different device address to this register, and the device will take on the new address immediately. Note: *CONTROL1[ADDR\_WR]* = 1 is required to write to this register. See Section 9.5.4.3.11 for details.

## 9.5.4.2 Device ID and Scratch Pad

#### 9.5.4.2.1 PARTID

Address	0x0500							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				PART	ID[7:0]			
Reset	0	0	0	0	0	0	0	0
		0x21 = BQ79616 0x01 = BQ79614 0x02 = BQ79612 0x03 = BQ79612 0x03 = BQ79656 0x05 = BQ79656 0x06 = BQ79652 0x0A = BQ75650 All other codes =	- - - 					

#### 9.5.4.2.2 DEV\_REVID

Address	0xE00							
Read Only	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Reset	0	0	0	0	0	0	0	0
			the device is in i er Safety Manua				,	e Detection,

## 9.5.4.2.3 DIE\_ID1 through DIE\_ID9

Address	0x0501								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name				ID	[7:0]				
Reset	0	0 0 0 0 0 0 0 0							
	ID[7:0] =	Device Revision 0x10 = Revision 0x11 = Revision 0x20 = Revision 0x21 = Revision 0x22 = Revision All other codes =	A0 A1 B0 B1 B2						

Address	0x0502 to 0x0509									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		ID[7:0]								
Reset	0	0	0	0	0	0	0	0		
	ID[7:0] = Die ID for TI factory use									



## 9.5.4.3 General Configuration and Control

## 9.5.4.3.1 DEV\_CONF

Address	0x0002							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	NO_ADJ_CB	MULTIDROP _EN	FCOMM_EN	TWO_STOP _EN	NFAULT_EN	FTONE_EN	HB_EN
Reset	0	1	0	1	0	1	0	0
	RSVD =	Reserved						
1	NO_ADJ_CB =	0 = Device will a	FET, device will allow two adjace		n if host sends <i>[l</i> e enabled.		CB control. If MC	CU has enabled
MUL	TIDROP_EN =	Defines if the de be enabled or d 0 = Daisy chain 1 = Multidrop	isabled based or	a multidrop or dai n the configuratio		ration. The TX a	nd RX for COML	and COMH wil
	FCOMM_EN =	Enables the fau 0 = Disable 1 = Enable	It state detection	through commu	nication in ACTI	√E mode.		
TWO	D_STOP_EN =	Enables two sto 0 = One STOP 1 = Two STOP I	bit	RT in case of se	vere oscillator er	ror in the host a	nd device.	
	NFAULT_EN =		vays pulled up led low to indica		fault is detected SUMMARY regis			
	FTONE_EN =	Enables FAULT 0 = Disable 1 = Enable	TONE transmitt	er when device i	s in SLEEP mod	e.		
	HB_EN =	Enables HEAR 0 = Disable 1 = Enable	BEAT transmitte	er when device is	s in SLEEP mode	2.		

# 9.5.4.3.2 ACTIVE\_CELL

Address	0x0003										
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		SPARE[3:0]					ELL[3:0]	•			
Reset	0	0	0	0	0	0	0 0 0				
Factory OTP Reset	0	0	0	0	1	0	1	0			
	SPARE[3:0] =	Spare									
NUN	1_CELL[3:0] =	Configures the r 0x0 = 6S 0x1 = 7S 0x2 = 8S : 0xA = 16S	number of cells in	a series.							
			efaults to <i>CHIP_1</i> he device offers, i			ctory trim).If the N					

## 9.5.4.3.3 BBVC\_POSN1

Address	0x0005							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	CELL16	CELL15	CELL14	CELL13	CELL12	CELL11	CELL10	CELL9



Reset	0	0	0	0	0	0	0	0
CELL		<b>U</b> 1			d with a bus bar	. The cell voltage	e measurement o	diagnostic
		comparison will 0 = No special h		annei dinerentiy				
		1 = Special han	dling of the enab	led channel(s). S	See Section 9.3.7	for details.		

#### 9.5.4.3.4 BBVC\_POSN2

Address	0x0006							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	CELL8	CELL7	CELL6	CELL5	CELL4	CELL3	CELL2	CELL1
Reset	0	0	0	0	0	0	0	0
CELI	L1 to CELL8 =	measurement d 0 = No special h	ve cells specified he OV, UV and V iagnostic compa- nandling of the fu dling of the funct	CB_DONE mon rison. nctions mention	itoring. This regised above.	ster information i	s also used for c	

#### 9.5.4.3.5 PWR\_TRANSIT\_CONF

Address	0x0018							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		SPARE[2:0]		TWARN	_THR[1:0]		SLP_TIME[2:0]	
Reset	0	0	0	1	1	0	0	0
Factory Configura tion default	0	0	0	1	0	0	0	0
	SPARE[2:0] =	Spare		L	1	J	_1	I
		00 = 85°C 01 = 95°C 10 = 105°C (def 11 = 115°C	ault)					
SLI	P_TIME[2:0] =	A timeout in SLE the device enter 000 = No timeou 001 = 5 s 010 = 10 s 011 = 1 min 100 = 10 min 101 = 30 min 110 = 1 hour 111 = 2 hour	s SHUTDOWN	mode. The timer	resets if device	wakes up to AC	P mode. When the	e timer expires,

#### 9.5.4.3.6 COMM\_TIMEOUT\_CONF

Address	0x0019							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	SPARE		CTS_TIME[2:0]		CTL_ACT		CTL_TIME[2:0]	
Reset	0	0	0	0	0	0	0	0
	SPARE =	Spare		•			•	

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



CTS	S_TIME[2:0] = Sets the short communication timeout. When this timer expires, the device sets the FAULT_SYS[CTL] bit. This can be used as an alert to the system to prevent a long communication timeout. 000 = Disables short communication timeout (default at reset) 001 = 100 ms 010 = 2 s 011 = 10 s 100 = 1 min 101 = 10 min 110 = 30 min 111 = 1 hr
	CTL_ACT = Configures the device action when long communication timeout timer expires. 0 = Sets FAULT_SYS[CTL] and sends device to SLEEP mode (default at reset) 1 = Sends the device to SHUTDOWN. FAULT_SYS[CTL] bit will not be set.
CTL	TIME[2:0] = Sets the long communication timeout. When this timer expires, the device takes the action configured by the [CTL_ACT] bit. 000 = Disables long communication timeout (default at reset) 001 = 100 ms 010 = 2 s 011 = 10 s 100 = 1 min 101 = 10 min 110 = 30 min 111 = 1 hr

## 9.5.4.3.7 TX\_HOLD\_OFF

Address	0x001A							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				DLY	<b>/</b> [7:0]			
Reset	0	0	0	0	0	0	0	0
	DLY[7:0] =	Sets the numbe before transmitt				ing the STOP bit	of a command fi	rame and

#### 9.5.4.3.8 STACK\_RESPONSE

Address	0x0029							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	SPAF	RE[1:0]			DELA	Y[5:0]		
Reset	0	0	0	0	0	0	0	0
	=	0x00 = 0-µs		daisy chain data -µs in 0.25us ste		)		

## 9.5.4.3.9 BBP\_LOC

Address	0x002A										
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		SPARE[3:0]		LOC[4:0]							
Reset	0	0	0	0	0	0	0	0			
		used for correct 0x00 = BBP/N m 0x01 = BBP to r 0x02 = BBP to r 0x03 = BBP to r : 0x0F = BBP to r 0x10= BBP to V	ot in used negative side of ( negative side of ( negative side of ( negative side of (	Cell2, BBN to VC Cell3, BBN to VC Cell4, BBN to VC Cell16, BBN to V	21 22 23 7C15	DC measuremer	ıt				



## 9.5.4.3.10 COMM\_CTRL

Address	0x0308									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RSVD         STACK_DEV         TOP_STACK           0         0         0         0         0         0         0								
Reset	0	0 0 0 0 0 0 0 0								
	RSVD =	RSVD = Reserved								
S	TACK_DEV =	CK_DEV = Defines device as a base or stack device in daisy chain configuration. 0 = Base device 1 = Stack device								
Т	OP_STACK =	P_STACK = Defines device as highest addressed device in the stack. 0 = Not the ToS device 1 = Is the ToS device								

#### 9.5.4.3.11 CONTROL1

Address	0x0309							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	DIR_SEL	SEND_ SHUTDOWN	SEND_WAKE	SEND_ SLPTOACT	GOTO_ SHUTDOWN	GOTO_ SLEEP	SOFT_RESET	ADDR_WR
Reset	0	0	0	0	0	0	0	0
	DIR_SEL =	of the next devi	vices connected ce. vices connected	in daisy chain, c			MH of the lower d	
SEND_S	HUTDOWN =	self-cleared. 0 = Ready	DWN tone to nex	·	stack. The device	receiving this I	bit set is unaffecte	d. Bit is
SE	END_WAKE =	0 = Ready	one to next devic tone to next de		Bit is self-cleared.			
SEND_	SLPTOACT =	Sends SLEEPto 0 = Ready 1 = Send SLEE	ACTIVE tone up		self-cleared.			
GOTO_S	HUTDOWN =	Transitions devi 0 = Ready 1 = Enter SHUT		/N mode. Bit is s	self-cleared.			
GO	TO_SLEEP =	Transitions devi 0 = Ready 1 = Enter SLEE		de. Bit is self-cle	eared.			
SO	FT_RESET =	Resets the digit to the upper sta 0 = Ready 1 = Reset devic	ck devices.	t. Bit is self-clear	red. Setting this b	it will cause the	e device to genera	te WAKE tone
	ADDR_WR =	allowing the dev 0 = Not perform	vice address to b ing auto-address	e written to a sir . Device forward	ngle device. See S ds communication	Section 9.3.6.1 transaction as		

Host should not write multiple bits at the same to CONTROL1 register. The following shows the priority behavior if multiple bits are written at the same write command to CONTROL1

- Power States:
  - [SOFT\_RESET] : Priority 1
  - [GOTO\_SHUTDOWN]: Priority 2
  - [GOTO\_SLEEP]: Priority 3



- SEND tone:
  - [SEND\_WAKE]: Priority 1
  - [SEND\_SLPTOACT]: Priority 2
  - [SEND\_SD\_HW\_RST]: Priority 3
  - Between the Power State bits and SEND tone bits:
  - Power Stat bits: Priority 1
  - SEND tone bits: Priority 2

## 9.5.4.3.12 CONTROL2

Address	0x030A									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RSVD SEND_HW_ TSREF_EN RESET								
Reset	0	0	0	0	0	0	0	0		
	RSVD =	RSVD = Reserved								
SEND_H	—	RESET = Sends HW_RESET tone up the stack. Bit is cleared on read. 0 = Ready 1 = Send HW_RESET tone to next stack device up								
	TSREF_EN =	REF_EN = Enables TSREF LDO output. Used to bias NTC thermistor. 0 = Disabled 1 = Enabled								

## 9.5.4.3.13 CUST\_CRC\_HI

Address	0x0036							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				CR	C[7:0]	I		
Reset	0	1	0	1	0	1	1	1
Factory Configura tion Reset	0	0	1	1	0	0	0	1

#### 9.5.4.3.14 CUST\_CRC\_LO

Address	0x0037										
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name				CRO	C[7:0]						
Reset	1	0	0	0	1	0	0	1			
Factory Configura tion Reset	1	1	1	1	0	0	1	1			
I	CRC[7:0] = Low-byte of the host-calculated CRC for customer OTP space.										

## 9.5.4.3.15 CUST\_CRC\_RSLT\_HI

Address	0x050C									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	CRC[7:0]									
Reset	0	0	1	1	0	0	0	1		
	CRC[7:0] = High-byte of the device-calculated CRC for customer OTP space.									



## 9.5.4.3.16 CUST\_CRC\_RSLT\_LO

Address	0x050D									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	CRC[7:0]									
Reset	1	1	1	1	0	0	1	1		
	CRC[7:0] = Low-byte of the device-calculated CRC for customer OTP space.									

## 9.5.4.4 Operation Status

## 9.5.4.4.1 DIAG\_STAT

Address	0x0526							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RSVD		DRDY_OTUT	DRDY_OVUV	DRDY_BIST _OTUT	DRDY_BIST _OVUV	DRDY_BIST _PWR
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
		[OTUT_MODE1 completed. 0 = OTUT has r	<i>:0]</i> = 01 (start t not started or fir	n has run at least he OTUT round ro st round robin has bin has completed	obin run) and set s not completed y	when at least 1	_ ^	
DI	RDY_OVUV =	[OVUV_MODE <sup>2</sup> completed. 0 = OVUV has r	1:0] = 01 (start t not started or fir	n has at least run he OVUV round r st round robin has bin has completed	robin run) and set	t when at least 1		
DRDY_I	BIST_OTUT =		<i>:0]</i> = 10 (start t or still running.	IT protector diagn he BIST run) and				th
DRDY_E	BIST_OVUV =		1 <i>:0]</i> = 10 (start t or still running.	IV protector diagn he BIST run) and				ith
DRDY_	BIST_PWR =		et when the BIS or still running.	er supplies diagno ST cycle is comple		leared when <i>[PV</i>	VR_BIST_GO] =	1 (start the

#### 9.5.4.4.2 ADC\_STAT1

Address	0x0527							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RSVD		RSVD	DRDY_AUX _GPIO	DRDY_AUX _CELL	DRDY_AUX _MISC	DRDY_MAIN _ADC
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved		1				
DRDY_		measurement. T 0 = Not ready	his bit is cleare	d when [AUX_G	urement on all ac OJ is changed fro ngle measureme	m 0 to 1.	Ũ	or ADC



DRDY_AUX_CELL =	Device has completed at least a single measurement on all AUXCELL channel(s) set by [AUX_CELL_SEL4:0]. This bit is cleared when [AUX_GO] is changed from 0 to 1. 0 = Not ready 1 = All [AUX_CELL_SEL4:0] configured channels have completed at least a single measurement
DRDY_AUX_MISC =	Device has completed at least a single measurement on all AUX ADC MISC input channels (that is, completed a single round robin run). This bit is cleared when <i>[AUX_GO]</i> is changed from 0 to 1. 0 = Not ready 1 = All AUX ADC MISC inputs have completed at least a single measurement
DRDY_MAIN_ADC =	Device has completed at least a single measurement on all Main ADC input channels, including all GPIOs (that is, completed a single round robin run). This bit is cleared when <i>[MAIN_GO]</i> is changed from 0 to 1. 0 = Not ready 1 = All Main ADC inputs have completed at least a single measurement

## 9.5.4.4.3 ADC\_STAT2

Address	0x0528							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	R	SVD	DRDY_LPF	DRDY_GPIO	DRDY_VCOW	DRDY_CBOW	DRDY_ CBFET	DRDY_VCCB
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
		background as This data ready bit. When [LPF_ LPF checks froi [DRDY_LPF] = 0 = Not ready	long as the Main bit is also used <i>_FLT_INJ]</i> = 1, th m the beginning	ADC is running. when a fault is ir nis bit is cleared t using the fault in	ks on all active of This bit is cleare njected to test the to 0 and the devir ject [DIAG_LPF]	ed when <i>[MAIN_</i> e DIAG_LPF eng ce will restart the	GO] = 1. ine using the [Ll VC and BB and	PF_FLT_INJ] d BB channel
C	RDY_GPIO =	comparisons ar 0 = Not ready		bit is cleared whe	OC diagnostic cor en [COMP_ADC_		active channels	and the
DF	RDY_VCOW =	is cleared when 0 = Not ready	hed VC OW dia [COMP_ADC_0 comparison finish	ĞO] = 1.	on on all active o	channels and the	comparison is s	stopped. This bit
DF	RDY_CBOW =	is cleared when 0 = Not ready	hed CB OW dia [COMP_ADC_C	ĞO] = 1.	son on all active o	channels and the	comparison is s	stopped. This bit
DR	DY_CBFET =	is cleared when 0 = Not ready	hed CB FET dia [COMP_ADC_C comparison finish	GO] = 1.	son on all active	channels and the	e comparison is	stopped. This bit
D	RDY_VCCB =	[COMP_ADC_0 0 = Not ready		Ū	ostic comparison	on all active cha	nnels. This bit i	s cleared when

## 9.5.4.4.4 GPIO\_STAT

Address	0x052A							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1
Reset	0	0	0	0	0	0	0	0



GPIO1 through GPIO8 = When GPIO is configured as digital input or output, this register shows the GPIO status.

0 = Low 1 = High

### 9.5.4.4.5 BAL\_STAT

Address	0x052B							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	INVALID_ CBCONF	OT_PAUSE _DET	CB_INPAUSE	MB_RUN	CB_RUN	ABORTFLT	MB_DONE	CB_DONE
Reset	0	0	0	0	0	0	0	0
	R	R	R	R	R	R	R	R
	<u></u>	<ul><li>More than t</li><li>Any adjaces</li></ul>	eight cells are en wo adjacent cells nt cells are enabl red every time <i>[B</i>	abled for CB. are enabled for ed for CB if <i>DE</i> V	CB if DEVICE_	CONF[NO_ADJ_	-	seungs
OT_P/	AUSE_DET =	0 = No OTCB o	TCB is detected i I only after <i>[BAL_</i> r CB TWARN is o ermistor measure	<i>GO]</i> = 1 detected				
CE	3_INPAUSE =		Il balancing paus ng or not started n be caused by C		or host sets [CB	PAUSE] = 1)		
	MB_RUN =	0 = Completed	= 1. Does not in	dicate the cell ba	alancing status.	Only valid if <i>MB</i> _	_ <i>TIMER_CTRL</i> is	s not 0x00 and
	CB_RUN =	0 = Completed	as 1 even if CB	is in pause state		. Does not indica	ate the module b	alancing statu
	ABORTFLT =	at fault function	alancing is aborte not trigger if CB is will resume if CE or cell balancing	s in pause ( <i>[CB_</i> 3 is no longer in	[INPAUSE] =1) e			
	MB_DONE =		e balancing is co ancing is still runr ancing completed	ning or has not s		rrl1[BAL_GO] =	: 1.	
	CB_DONE =		l balancing is cor ng is still running ncing is complete	or has not start	_	RL1[BAL_GO] =	1.	

## 9.5.4.4.6 DEV\_STAT

Address	0x052C							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	FACT_CRC _DONE	CUST_CRC _DONE	OTUT_RUN	OVUV_RUN	RSVD	AUX_RUN	MAIN_RUN
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved			•			

Copyright © 2022 Texas Instruments Incorporated



FACT_CRC_DONE =	<ul> <li>Indicates the status of the factory CRC state machine. This bit is set when the factory CRC is calculated and verified internally at least once. A read from this register will clear this bit.</li> <li>0 = Not complete</li> <li>1 = Complete (cleared on read)</li> </ul>
CUST_CRC_DONE =	Indicates the status of the customer CRC state machine. This bit is set when the CRC is calculated and compared to the <i>CUST_CRC*</i> registers at least once. A read from this register will clear this bit. 0 = Not complete 1 = Complete (cleared on read)
OTUT_RUN =	Shows the status of the OTUT protector comparators. This bit is set when OTUT BIST starts. When BIST is completed or aborted, the device will turn off the OT and UT comparators automatically, and then this bit will be cleared). 0 = off (that is, OTUT is not started or when [OTUT_GO] = 1 and [OTUT_MODE1:0] = 0) 1 = on (that is, when [OTUT_GO] = 1 and [OTUT_MODE1:0] is non-zero)
OVUV_RUN =	Shows the status of the OVUV protector comparators. This bit is set when OVUV BIST starts. When BIST is completed or aborted, the device will turn off the OV and UV comparators automatically, and then this bit will be cleared). 0 = off (that is, OVUV is not started or when [OVUV_GO] = 1 and [OVUV_MODE1:0] = 0) 1 = on (that is, when [OVUV_GO] = 1 and [OVUV_MODE1:0] is non-zero)
AUX_RUN =	Shows the status of the AUX ADC. 0 = off 1 = on
MAIN_RUN =	Shows the status of the Main ADC. 0 = off 1 = on

# 9.5.4.5 ADC Configuration and Control

## 9.5.4.5.1 ADC\_CONF1

Address	0x0007							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	AUX_S	ETTLE[1:0]		LPF_BB[2:0]			LPF_VCELL[2:0	)]
Reset         0         0         0         0         0         0         0								0
AUX_S	ETTLE[1:0] =		urement. These			asing filter (AAF) ferent AAF or		
L	PF_BB[2:0] =	Configures the p the LPF_VCEL		ADC low-pass filt	er cut-off frequer	ncy for BBP/N m	easurement. Sa	me options as
LPF_VCELL[2:0] = Configures the post ADC low-pass filter cut-off frequency for VCELL measurement. 0x0 = 6.5 Hz (154 ms average) 0x1 = 13 Hz (77 ms average) 0x2 = 26 Hz (38 ms average) 0x3 = 53 Hz (19 ms average) 0x4 = 111 Hz (9 ms average) 0x5 = 240 Hz (4 ms average) 0x6 = 600 Hz (1.6 ms average) 0x7 = 240 Hz								

## 9.5.4.5.2 ADC\_CONF2

Address	0x0008							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	SPAR	RE[1:0]		ADC_DLY[5:0]				
Reset	0	0 0		0	0	0	0	0
	SPARE[1:0] =	Spare						



ADC\_DLY[5:0] = If *[MAIN\_GO]* bit is written to 1, bit Main ADC is delayed for this setting time before being enabled to start the conversion. This setting synchronizes the start of Main ADC throughout the daisy-chained stack. The option ranges from 0 μs (no delay) to 200 μs in 5-μs steps. Undefined code = 0 μs (no delay)

## 9.5.4.5.3 MAIN\_ADC\_CAL1

Address	0x001B							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				GAII	NL[7:0]			
Reset	0	0	0	0	0	0	0	0
		Main ADC 25°C the gain result o automatically ap Range from -0.7	an be programm	ned to OTP and v uring ADC corre	will be sent to this ction step.			

#### 9.5.4.5.4 MAIN\_ADC\_CAL2

Address	0x001C							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GAINH	OFFSET[6:0]						
Reset	0	0	0	0	0	0	0	0
		automatically ap	plies this data d	ned to OTP and w uring ADC corre 2% in 0.0031% s	ction step.	s gain register at	device reset. Th	ne device
0	9FFSET[6:0] =	result can be pro applies this data	ogrammed to OT during ADC cor	「P and will be se	ent to this offset r	set calibration du egister at device		

## 9.5.4.5.5 AUX\_ADC\_CAL1

Address	0x001D							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				GAII	NL[7:0]			
Reset	0	0	0	0	0	0	0	0
	GAINL[7:0] =	AUX ADC 25°C the gain result of automatically ap Range from -0.7	an be programm	ed to OTP and v uring ADC corre	vill be sent to this ction step.			

#### 9.5.4.5.6 AUX\_ADC\_CAL2

Address	0x001E							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	GAINH	OFFSET[6:0]						
Reset	0	0	0	0	0	0	0	0
		the gain result c automatically ap Range from -0.7	plies this data d	uring ADC corre	ction step.	s gain register at	device reset. Th	ne device
0	FFSET[6:0] =	AUX ADC 25°C result can be pro applies this data Range from -12	ogrammed to OT a during ADC cor	IP and will be se rrection step.	nt to this offset r	egister at device		



#### 9.5.4.5.7 ADC\_CTRL1

Address	0x030D							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	RS	VD	LPF_BB_EN	LPF_VCELL _EN	MAIN_GO	MAIN_M	ODE[1:0]
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved			1			
L	.PF_BB_EN =	•		ost-ADC conversi CONFIG1[LPF_		to BBP/N measur	rements only. Ti	ne cut-off
LPF_	VCELL_EN =	•		ost-ADC conversi CONFIG1[LPF_		to VCELL measu	rements only. T	he cut-off
	MAIN_GO =		hange to the Ma ead. ng 0 has no effe	ain ADC control s		n ADC inputs are ect until this bit is		
MAIN_	_MODE[1:0] =	conversion resu 00 = Main ADC 01 = Single run.	lts, then stop it. not running Run the main A	ADC results are	not valid before <i>i</i> 8 times and then	e to stop ADC, us ADC is reenabled stop bin until host sen	next time.	

## 9.5.4.5.8 ADC\_CTRL2

Address	0x030E										
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	RSVD	RSVD	AUX_CELL_A LIGN		A	UX_CELL_SEL[4	:0]				
Reset	0	0	0	0	0	0	0	0			
	RSVD =	Reserved									
AUX_CE	ELL_ALIGN =	Align the AUX A 0 = Dynamic Ali 1 = Align to Mai		neasurement to	Main ADC CELI	_1 or CELL8					
AUX_CEL	IL_SEL[4:0] =	0x00 = Run all a 0x01 = Lock to a 0x02 = Lock to a 0x03 = Lock to a 0x04 = Lock to a 0x11 = Lock to a 0x12 to 0x1F = NOTE: If inactive	AUXCELL2 AUXCELL3 AUXCELL16 RSVD	vD code is seled	ν ν ν τ τ τ τ τ τ τ τ τ τ τ τ τ	F register	ADC conversior	n on the			

## 9.5.4.5.9 ADC\_CTRL3

Address	0x030F							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD		AUX_GPIO_SEL[3:0]				AUX_M	ODE[1:0]
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						



AUX_GPIO_SEL[3:0] =	Selects which GPIO channel(s) will be multiplexed through the AUX ADC to use for temperature measurement diagnostic. If this selection is not set to 0x00, the AUX ADC will lock onto a single GPIO channel and the measurement result is output to the <i>AUX_GPIO_HI/LO</i> registers. 0x00 = AUX ADC cycles through all GPIO channel(s) that are configured as ADC only or ADC and OTUT. 0x01 = Lock to GPIO1 0x02 = Lock to GPIO2 : 0x08 = Lock to GPIO8
	All other codes are RSVD. NOTE: If GPIO is not configured for ADC measurement or RSVD codes are selected, device will not perform AUX ADC conversion on the GPIO slot and the <i>AUX_GPIO_HI/LO</i> registers will be kept in reset value.
AUX_GO =	Starts AUX ADC conversion. When this bit is written to 1, all AUX ADC inputs are sampled. Once the AUX ADC is started, any change to the AUX ADC control setting has no effect until this bit is written to 1 again. This bit is cleared to 0 in read. 0 = Ready. Writing 0 has no effect. 1 = Start AUX ADC
AUX_MODE[1:0] =	Sets the Main ADC run mode. In continuous run, if user would like to stop ADC, user must read all the ADC conversion results, then stop it. ADC results are not valid before ADC is reenabled next time. 00 = AUX ADC not running 01 = Single run. Run the AUX ADC round robin once and then stop. 10 = Continuous run. Continually run the AUX ADC round robin until host sends command to stop. 11 = 8-round-robin run to measure all eight GPIOs once.



9.5.4.6 ADC Measurement Results

## 9.5.4.6.1 VCELL16\_HI/LO

## VCELL16\_HI

Address	0x0568							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	SULT[7:0]			
Reset	1	0	0	0	0	0	0	0
RES	SULT[7:0] =				•	e in 2s compleme g until the high-by		

## VCELL16\_LO

Address	0x0569							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	ULT[7:0]			
Reset	0	0	0	0	0	0	0	0
RE	SULT[7:0] =	The ADC measu	rement result of	the low-byte of the	he Cell16 voltage	e in 2s compleme	ent.	•

## 9.5.4.6.2 VCELL15\_HI/LO

# VCELL15\_HI

Address	0x056A							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	SULT[7:0]			
Reset	1	0	0	0	0	0	0	0
RES	SULT[7:0] =		irement result of ice locks the Cell					

## VCELL15\_LO

Address	0x056B									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0 0 0 0 0 0 0 0									
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell15 voltage in 2s complement.									

## 9.5.4.6.3 VCELL14\_HI/LO

## VCELL14\_HI

Address	0x056C							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	SULT[7:0]			
Reset	1	0	0	0	0	0	0	0



RESULT[7:0] = The ADC measurement result of the high-byte of the Cell14 voltage in 2s complement. When host reads this register, the device locks the Cell14 voltage low-byte from updating until the high-byte and low-byte registers are read.

## VCELL14\_LO

Address	0x056D									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0 0 0 0 0 0 0 0									
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell14 voltage in 2s complement.									

## 9.5.4.6.4 VCELL13\_HI/LO

#### VCELL13\_HI

Address	0x056E							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		I		RES	SULT[7:0]	I		
Reset	1	0	0	0	0	0	0	0
RES	SULT[7:0] =	The ADC measu register, the devi read.				e in 2s compleme until the high-by		

## VCELL13\_LO

Address	0x056F										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0									
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell13 voltage in 2s complement.										

## 9.5.4.6.5 VCELL12\_HI/LO

## VCELL12\_HI

Address	0x0570							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		1		RES	SULT[7:0]	1		
Reset	1	0	0	0	0	0	0	0
RES	SULT[7:0] =					e in 2s compleme g until the high-by		

## VCELL12\_LO

Address	0x0571							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	ULT[7:0]			
Reset	0	0	0	0	0	0	0	0



RESULT[7:0] = The ADC measurement result of the low-byte of the Cell12 voltage in 2s complement.

## 9.5.4.6.6 VCELL11\_HI/LO

## VCELL11\_HI

Address	0x0572							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		1		RES	SULT[7:0]			
Reset	1	0	0	0	0	0	0	0
RES	SULT[7:0] =	The ADC measu register, the dev read.	irement result of ice locks the Cell					

## VCELL11\_LO

Address	0x0573										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0									
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell11 voltage in 2s complement.										

## 9.5.4.6.7 VCELL10\_HI/LO

## VCELL10\_HI

Address	0x0574											
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name		RESULT[7:0]										
Reset	1	0	0	0	0	0	0	0				
RES	SULT[7:0] =	The ADC measu register, the dev read.	irement result of ice locks the Cell									

# VCELL10\_LO

Address	0x0575										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0	0	0	0	0	0	0			
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell10 voltage in 2s complement.										

## 9.5.4.6.8 VCELL9\_HI/LO

## VCELL9\_HI

Address	0x0576							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	SULT[7:0]			
Reset	1	0	0	0	0	0	0	0



RESULT[7:0] = The ADC measurement result of the high-byte of the Cell9 voltage in 2s complement. When host reads this register, the device locks the Cell9 voltage low-byte from updating until the high-byte and low-byte registers are read.

# VCELL9\_LO

Address	0x0577								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	0 0 0 0 0 0 0 0								
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell9 voltage in 2s complement.								

## 9.5.4.6.9 VCELL8\_HI/LO

## VCELL8\_HI

Address	0x0578									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0		
RES	RESULT[7:0] = The ADC measurement result of the high-byte of the Cell8 voltage in 2s complement. When host reads this register, the device locks the Cell8 voltage low-byte from updating until the high-byte and low-byte registers are read.									

# VCELL8\_LO

Address	0x0579										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0 0 0 0 0 0 0 0										
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell8 voltage in 2s complement.										

## 9.5.4.6.10 VCELL7\_HI/LO

## VCELL7\_HI

Address	0x057A										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
RESULT[7:0] = The ADC measurement result of the high-byte of the Cell7 voltage in 2s complement. When host reads this register, the device locks the Cell7 voltage low-byte from updating until the high-byte and low-byte registers are read.											

# VCELL7\_LO

Address	0x057B									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0 0 0 0 0 0 0 0								
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell7 voltage in 2s complement.									



## 9.5.4.6.11 VCELL6\_HI/LO

# VCELL6\_HI

Address	0x057C										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
RES	RESULT[7:0] = The ADC measurement result of the high-byte of the Cell6 voltage in 2s complement. When host reads this register, the device locks the Cell6 voltage low-byte from updating until the high-byte and low-byte registers are read.										

# VCELL6\_LO

Address	0x057D									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0								
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell6 voltage in 2s complement.									

## 9.5.4.6.12 VCELL5\_HI/LO

## VCELL5\_HI

Address	0x057E									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	1 0 0 0 0 0 0 0									
RES	RESULT[7:0] = The ADC measurement result of the high-byte of the Cell5 voltage in 2s complement. When host reads this register,									

the device locks the Cell5 voltage low-byte from updating until the high-byte and low-byte registers are read.

# VCELL5\_LO

Address	0x057F								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	0	0 0 0 0 0 0 0 0							
RESULT[7:0] = The ADC measurement result of the low-byte of the Cell5 voltage in 2s complement.									

#### 9.5.4.6.13 VCELL4\_HI/LO

## VCELL4\_HI

Address	0x0580										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
RESULT[7:0] = The ADC measurement result of the high-byte of the Cell4 voltage in 2s complement. When host reads this register, the device locks the Cell4 voltage low-byte from updating until the high-byte and low-byte registers are read.											

## VCELL4\_LO

Address	0x0581				

Copyright © 2022 Texas Instruments Incorporated



Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell4 voltage in 2s complement.									

#### 9.5.4.6.14 VCELL3\_HI/LO

## VCELL3\_HI

Address	0x0582										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name				RES	SULT[7:0]						
Reset	1	0	0	0	0	0	0	0			
RES	RESULT[7:0] = The ADC measurement result of the high-byte of the Cell3 voltage in 2s complement. When host reads this register, the device locks the Cell3 voltage low-byte from updating until the high-byte and low-byte registers are read.										

## VCELL3\_LO

Address	0x0583										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0	0	0	0	0	0	0			
RE	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell3 voltage in 2s complement.										

## 9.5.4.6.15 VCELL2\_HI/LO

#### VCELL2\_HI

Address	0x0584									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name				RES	SULT[7:0]			1		
Reset	1	0	0	0	0	0	0	0		
RES	SULT[7:0] = The ADC measurement result of the high-byte of the Cell2 voltage in 2s complement. When host reads this register, the device locks the Cell2 voltage low-byte from updating until the high-byte and low-byte registers are read.									

## VCELL2\_LO

Address	0x0585										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0	0	0	0	0	0	0			
RE	ESULT[7:0] = The ADC measurement result of the low-byte of the Cell2 voltage in 2s complement.										

## 9.5.4.6.16 VCELL1\_HI/LO

## VCELL1\_HI

Address	0x0586							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	SULT[7:0]			

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1

SLUSE81D - AUGUST 2020 - REVISED SEPTEMBER 2022

Reset	1	0	0	0	0	0	0	0			
RES	SULT[7:0] =	The ADC measu	rement result of	the high-byte of t	he Cell1 voltage	in 2s complemer	t. When host rea	ds this register,			
	the device locks the Cell1 voltage low-byte from updating until the high-byte and low-byte registers are read.										

## VCELL1\_LO

Address	0x0587									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		· · · · · ·		RESI	JLT[7:0]					
Reset	0	0	0	0	0	0	0	0		
R	RESULT[7:0] = The ADC measurement result of the low-byte of the Cell1 Voltage in 2s complement.									

#### 9.5.4.6.17 BUSBAR\_HI/LO

#### **BUSBAR\_HI**

Address	0x0588							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RESU	JLT[7:0]			
Reset	1	0	0	0	0	0	0	0
R	ESULT[7:0] =	The ADC mease When host read registers are rea	s this register, th	f the high-byte of le device locks th				

## BUSBAR\_LO

Address	0x0589									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
R	RESULT[7:0] = The ADC measurement result of the low-byte of the differential bus bar pins (BBP – BBN) in 2s complement.									

#### 9.5.4.6.18 TSREF\_HI/LO

# TSREF\_HI

Address	0x058C										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
R	RESULT[7:0] = The TSREF high-byte result from Main ADC. When host reads this register, the device locks the TSREF low-byte from updating until the high-byte and low-byte registers are read.										

# TSREF\_LO

Address	0x058D									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
R	ESULT[7:0] =	SULT[7:0] = The TSREF low-byte result from Main ADC								

Texas

INSTRUMENTS

www.ti.com



# 9.5.4.6.19 GPIO1\_HI/LO

# GPIO1\_HI

Address	0x058E								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	1	0	0	0	0	0	0	0	
RESULT[7:0] = The ADC measurement high-byte result of the GPIO1. When host reads this register, the device locks the GPIO1 low-byte from updating until the high-byte and low-byte registers are read.									

# GPIO1\_LO

Address	0x058F								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		RESULT[7:0]							
Reset	0	0	0	0	0	0	0	0	
R	RESULT[7:0] = The ADC measurement low-byte result of the GPIO1.								

# 9.5.4.6.20 GPIO2\_HI/LO

# GPIO2\_HI

Address	0x0590									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	1	1 0 0 0 0 0 0 0								
R	RESULT[7:0] = The ADC measurement high-byte result of the GPIO2. When host reads this register, the device locks the GPIO2 low-byte from updating until the high-byte and low-byte registers are read.									

# GPIO2\_LO

Address	0x0591								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0	
R	RESULT[7:0] = The ADC measurement low-byte result of the GPIO2.								

# 9.5.4.6.21 GPIO3\_HI/LO

# GPIO3\_HI

Address	0x0592									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	1	0	0	0	0	0	0	0		
RESULT[7:0] = The ADC measurement high-byte result of the GPIO3. When host reads this register, the device locks the GPIO3 low-byte from updating until the high-byte and low-byte registers are read.										

# GPIO3\_LO

Copyright © 2022 Texas Instruments Incorporated

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1

SLUSE81D - AUGUST 2020 - REVISED SEPTEMBER 2022



Address	0x0593								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0	
R	RESULT[7:0] = The ADC measurement low-byte result of the GPIO3.								

# 9.5.4.6.22 GPIO4\_HI/LO

# GPIO4\_HI

Address	0x0594									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	1	0	0	0	0	0	0	0		
RESULT[7:0] = The ADC measurement high-byte result of the GPIO4. When host reads this register, the device locks the GPIO4 low-byte from updating until the high-byte and low-byte registers are read.										

# GPIO4\_LO

Address	0x0595								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		RESULT[7:0]							
Reset	0	0	0	0	0	0	0	0	
R	RESULT[7:0] = The ADC measurement low-byte result of the GPIO4.								

# 9.5.4.6.23 GPIO5\_HI/LO

# GPIO5\_HI

Address	0x0596									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	1	0	0	0	0	0	0	0		
R	RESULT[7:0] = The ADC measurement high-byte result of the GPIO5. When host reads this register, the device locks the GPIO5 low-byte from updating until the high-byte and low-byte registers are read.									

# GPIO5\_LO

Address	0x0597								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0	
RI	RESULT[7:0] = The ADC measurement low-byte result of the GPIO5.								

# 9.5.4.6.24 GPIO6\_HI/LO

# GPIO6\_HI

Address	0x0598							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RESULT[7:0]						



Reset	1	0	0	0	0	0	0	0
R		The ADC measure low-byte from up	0,			0	ster, the device lo	ocks the GPIO6

# GPIO6\_LO

Address	0x0599									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
R	RESULT[7:0] = The ADC measurement low-byte result of the GPIO6.									

# 9.5.4.6.25 GPIO7\_HI/LO

# GPIO7\_HI

Address	0x059A									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0		
R	RESULT[7:0] = The ADC measurement high-byte result of the GPIO7. When host reads this register, the device locks the GPIO7 low-byte from updating until the high-byte and low-byte registers are read.									

# GPIO7\_LO

Address	0x059B									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
R	RESULT[7:0] = The ADC measurement low-byte result of the GPIO7.									

# 9.5.4.6.26 GPIO8\_HI/LO

# GPIO8\_HI

Address	0x059C									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0		
R	RESULT[7:0] = The ADC measurement high-byte result of the GPIO8. When host reads this register, the device locks the GPIO8 low-byte from updating until the high-byte and low-byte registers are read.									

# GPIO8\_LO

Address	0x059D								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0	
R	RESULT[7:0] = The ADC measurement low-byte result of the GPIO8.								



### 9.5.4.6.27 DIETEMP1\_HI/LO

# DIETEMP1\_HI

Address	0x05AE									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0		
R	RESULT[7:0] = The DieTemp1 high-byte result from Main ADC. When host reads this register, the device locks the DIETEMP1 low-byte from updating until the high-byte and low-byte registers are read.									

# DIETEMP1\_LO

Address	0x05AF								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RESULT[7:0]								
Reset	0	0 0 0 0 0 0 0 0							
R	RESULT[7:0] = The DieTemp1 low-byte (temperature used for ADC correction) result from Main ADC.								

#### 9.5.4.6.28 DIETEMP2\_HI/LO

# DIETEMP2\_HI

Address	0x05B0									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0		
R	RESULT[7:0] = The DieTemp2 high-byte result from AUX ADC. When host reads this register, the device locks the DIETEMP2 low-byte from updating until the high-byte and low-byte registers are read.									

# DIETEMP2\_LO

Address	0x05B1									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
F	RESULT[7:0] = The DieTemp2 low-byte (temperature used for ADC correction) result from AUX ADC									

# 9.5.4.6.29 AUX\_CELL\_HI/LO

# AUX\_CELL\_HI

Address	0x05B2							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RESU	JLT[7:0]			
Reset	1	0	0	0	0	0	0	0
RESULT[7:0] = The ADC measurement result of the high-byte of the AUXCELL voltage in 2s complement. These AUX_CELL_HI/LO registers will only report AUXCELL voltage measurement if host configures [AUX_CELL_SEL4:0] to lock to a single AUXCELL channel. When host reads this register, the device locks the AUXCELL voltage low-byte from updating until the high-byte and low-byte registers are read.								



# AUX\_CELL\_LO

Address	0x05B3									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
RESULT[7:0] = The ADC measurement result of the low-byte of the AUX cell voltage in 2s complement. These AUX_CELL_HI/LO registers will only report AUXCELL voltage measurement if host configures [AUX_CELL_SEL4:0] to lock to a single AUXCELL channel.										

# 9.5.4.6.30 AUX\_GPIO\_HI/LO

# AUX\_GPIO\_HI

Address	0x05B4									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0		
F	RESULT[7:0] = The AUX ADC measurement high-byte result of the GPIO that is locked by the [AUXGPIO_SEL3:0] bits. When host reads this register, the device locks the AUX_GPIO low-byte from updating until the high-byte and low-byte registers are read.									

# AUX\_GPIO\_LO

Address	0x05B5									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0								
F	RESULT[7:0] = The AUX ADC measurement low-byte result of the GPIO that is locked by the [AUXGPIO_SEL3:0] bits.									

# 9.5.4.6.31 AUX\_BAT\_HI/LO

# AUX\_BAT\_HI

Address	0x05B6										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
R	RESULT[7:0] = The high-byte result of the BAT pin measurement from AUX ADC. When host reads this register, the device locks the AUX_BAT low-byte from updating until the high-byte and low-byte registers are read.										

# AUX\_BAT\_LO

Address	0x05B7									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
R	RESULT[7:0] = The low-byte result of the BAT pin measurement from AUX ADC.									

# 9.5.4.6.32 AUX\_REFL\_HI/LO

AUX\_REFL\_HI

Copyright © 2022 Texas Instruments Incorporated

# BQ79616-Q1, BQ79614-Q1, BQ79612-Q1

SLUSE81D - AUGUST 2020 - REVISED SEPTEMBER 2022



Address	0x05B8									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	1 0 0 0 0 0 0 0								
RE	RESULT[7:0] = The high-byte result of the internal reference, REFL, measurement from AUX ADC. When host reads this register, the device locks the AUX REL low-byte from updating until the high-byte and low-byte registers are read.									

# AUX\_REFL\_LO

Address	0x05B9									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
RE	RESULT[7:0] = The low-byte result of the internal reference, REFL, measurement from AUX ADC.									

# 9.5.4.6.33 AUX\_VBG2\_HI/LO

# AUX\_VBG2\_HI

Address	0x05BA									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	1 0 0 0 0 0 0 0								
RE	SULT[7:0] =	SULT[7:0] = The high-byte result of the internal reference, VBG2, measurement from AUX ADC. When host reads this register, the device locks the AUX_VBG2 low-byte from updating until the high-byte and low-byte registers are read.								

# AUX\_VBG2\_LO

Address	0x05BB									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0 0 0 0 0 0 0 0								
RESULT[7:0] = The low-byte result of the internal reference, VBG2, measurement from AUX ADC.										

# 9.5.4.6.34 AUX\_AVAO\_REF\_HI/LO

#### AUX\_AVAO\_REF\_HI

Address	0x05BE									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	1	0	0	0	0	0	0	0		
R	RESULT[7:0] = The high-byte result of the AVAO_REF measurement from AUX ADC. When host reads this register, the device locks the AUX_AVAO_REF low-byte from updating until the high-byte and low-byte registers are read.									

# AUX\_AVAO\_REF\_LO

Address	0x05BF							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RESI	JLT[7:0]			



SLUSE81D - AUGUST 2020 - REVISED SEPTEMBER 2022

Reset	0	0	0	0	0	0	0	0
R	ESULT[7:0] =	The low-byte re	sult of the AVAO	REF measurem	ent from AUX A	DC.		

# 9.5.4.6.35 AUX\_AVDD\_REF\_HI/LO

# AUX\_AVDD\_REF\_HI

Address	0x05C0									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	1	1 0 0 0 0 0 0 0								
RESULT[7:0] = The high-byte result of the AVDD_REF measurement from AUX ADC. When host reads this register, the device locks the AUX_AVDD_REF low-byte from updating until the high-byte and low-byte registers are read.										

# AUX\_AVDD\_REF\_LO

Address	0x05C1									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0	0	0	0	0	0	0		
R	RESULT[7:0] = The low-byte result of the AVDD_REF measurement from AUX ADC.									

# 9.5.4.6.36 AUX\_OV\_DAC\_HI/LO

# AUX\_OV\_DAC\_HI

Address	0x05C2										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
R	RESULT[7:0] = The high-byte result of the OV comparator DAC measurement, which is (0.8 x OV threshold), from AUX ADC. When host reads this register, the device locks the AUX_OV_DAC low-byte from updating until the high-byte and low-byte registers are read.										

# AUX\_OV\_DAC\_LO

Address	0x05C3									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0								
RE	RESULT[7:0] = The low-byte result of the OV comparator DAC measurement, which is (0.8 x OV threshold), from AUX ADC.									

# 9.5.4.6.37 AUX\_UV\_DAC\_HI/LO

# AUX\_UV\_DAC\_HI

Address	0x05C4								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name				RES	JLT[7:0]				
Reset	1	0	0	0	0	0	0	0	
RI	RESULT[7:0] = The high-byte result of the UV comparator DAC measurement, which is (0.8 x UV threshold), from AUX ADC. When host reads this register, the device locks the AUX_UV_DAC low-byte from updating until the high-byte and low-byte registers are read.								



# AUX\_UV\_DAC\_LO

Address	0x05C5									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0 0 0 0 0 0 0 0								
RE	RESULT[7:0] = The low-byte result of the UV comparator DAC measurement, which is (0.8 x UV threshold), from AUX ADC.									

# 9.5.4.6.38 AUX\_OT\_OTCB\_DAC\_HI/LO

# AUX\_OT\_OTCB\_DAC\_HI

Address	0x05C6										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
RESULT[7:0] = The high-byte result of the OT comparator (either OT or OTCB threshold based on [OTCB_THR_LOCK] setting) DAC measurement from AUX ADC. When host reads this register, the device locks the AUX_OT_OTCB_DAC low-byte from updating until the high-byte and low-byte registers are read.											

# AUX\_OT\_OTCB\_DAC\_LO

Address	0x05C7										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0	0	0	0	0	0	0			
RE	RESULT[7:0] = The low-byte result of the OT comparator (either OT or OTCB threshold based on [OTCB_THR_LOCK] setting) DAC measurement from AUX ADC.										

# 9.5.4.6.39 AUX\_UT\_DAC\_HI/LO

# AUX\_UT\_DAC\_HI

Address	0x05C8										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
R	RESULT[7:0] = The high-byte result of the UT comparator DAC measurement from AUX ADC. When host reads this register, the device locks the AUX_UT_DAC low-byte from updating until the high-byte and low-byte registers are read.										

# AUX\_UT\_DAC\_LO

Address	0x05C9									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0								
RE	RESULT[7:0] = The low-byte result of the UT comparator DAC measurement from AUX ADC.									

# 9.5.4.6.40 AUX\_VCBDONE\_DAC\_HI/LO

# AUX\_VCBDONE\_DAC\_HI

Address	0x05CA							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				RES	ULT[7:0]			



Reset	1	0	0	0	0	0	0	0		
RI	RESULT[7:0] = The high-byte result of the UV comparator (VCBDONE Threshold) DAC measurement from AUX ADC. When host reads this register, the device locks the AUX_VCBDONE_DAC low-byte from updating until the high-byte									
		and low-byte reg	0 /				apading and a	lo night byto		

# AUX\_VCBDONE\_DAC\_LO

Address	0x05CB									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0								
R	RESULT[7:0] = The low-byte result of the UV comparator (VCBDONE Threshold) DAC measurement from AUX ADC.									

# 9.5.4.6.41 AUX\_VCM\_HI/LO

# AUX\_VCM\_HI

Address	0x05CC	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	1	0	0	0	0	0	0	0			
RE	RESULT[7:0] = The high-byte result of the VCM (common mode voltage on Main ADC) measurement from AUX ADC. When host reads this register, the device locks the AUX_VCM low-byte from updating until the high-byte and low-byte registers are read.										

# AUX\_VCM\_LO

Address	0x05CD									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		RESULT[7:0]								
Reset	0	0 0 0 0 0 0 0 0								
R	RESULT[7:0] = The low-byte result of the VCM (common mode voltage on Main ADC) measurement from AUX ADC.									

#### 9.5.4.6.42 REFOVDAC\_HI/LO

# **REFOVDAC\_HI**

Address	0x05D0											
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name		RESULT[7:0]										
Reset	1	1 0 0 0 0 0 0 0										
RES	RESULT[7:0] = The high-byte result of the recorded OVDAC reference voltage trimmed at factory.											

# REFOVDAC\_LO

Address	0x05D1										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0 0 0									
RE	RESULT[7:0] = The low-byte result of the recorded OVDAC reference voltage trimmed at factory.										

# 9.5.4.6.43 DIAG\_MAIN\_HI/LO

# DIAG\_MAIN\_HI

Address 0x05D2

Copyright © 2022 Texas Instruments Incorporated

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1

SLUSE81D - AUGUST 2020 - REVISED SEPTEMBER 2022



Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name				RE	SULT[7:0]						
Reset	1	1 0 0 0 0 0 0 0									
RES	RESULT[7:0] = The high-byte result of reported Main ADC comparison value used in the diagnostic ADC comparison. Valid if the diagnostic ADC comparison is run when a single channel is locked										

# DIAG\_MAIN\_LO

Address	0x05D3										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		RESULT[7:0]									
Reset	0	0 0 0 0 0 0 0									
RE	RESULT[7:0] = The low-byte result of reported Main ADC comparison value used in the diagnostic ADC comparison. Valid if the diagnostic ADC comparison is run when a single channel is locked										

#### 9.5.4.6.44 DIAG\_AUX\_HI/LO

# DIAG\_AUX\_HI

Address	0x05D4											
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name		RESULT[7:0]										
Reset	1	1 0 0 0 0 0 0 0										
RES	RESULT[7:0] = The high-byte result of reported AUX ADC comparison value used in the diagnostic ADC comparison. Valid if the diagnostic ADC comparison is run when a single channel is locked											

# DIAG\_AUX\_LO

Address	0x05D5											
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name		RESULT[7:0]										
Reset	0	0 0 0 0 0 0 0 0										
RE	RESULT[7:0] = The low-byte result of reported AUX ADC comparison value used in the diagnostic ADC comparison. Valid if the diagnostic ADC comparison is run when a single channel is locked											

# 9.5.4.7 Balancing Configuration, Control and Status

# 9.5.4.7.1 CB\_CELL16\_CTRL through CB\_CELL1\_CTRL

Address	0x0318 to 0x0327							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RSVD				TIME[4:0]		
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved				1		
		0x00 = 0 s = sto 0x01 = 10 s 0x02 = 30 s 0x03 = 60 s 0x04 = 300 s	p balancing	g. The selection is		ever [BAL_GO] =	: 1 is set by the f	nost MCU.

# 9.5.4.7.2 VMB\_DONE\_THRESH

Address	0x0328	

Submit Document Feedback 154

Copyright © 2022 Texas Instruments Incorporated



Bit 7 Bit 6 Bit 5 Bit 4 RW Bit 3 Bit 2 Bit 1 Bit 0 Name RSVD MB\_THR[5:0] Reset 0 0 1 1 1 1 1 1 RSVD = Reserved MB THR[5:0] = If MB\_TIMER\_CTRL is not 0x00 and BAT voltage is less than this threshold, the module balancing through GPIO3 stops. The selection is sampled whenever [AUX\_GO] = 1 is set by the host MCU. Note: To use this option, MCU enables the AUX ADC first before sending [BAL\_GO] = 1. A new threshold setting will take effect if MCU resends [AUX\_GO] = 1. It is not necessary to resend [BAL\_GO] = 1 as balancing is already running. Range from 18 V to 65 V with 1-V steps. Unused codes default to 65 V.

#### 9.5.4.7.3 MB\_TIMER\_CTRL

Address	0x0329							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	I	RSVD				TIME[4:0]		
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
		0x00 = 0 s = sto 0x01 = 10 s 0x02 = 30 s 0x03 = 60 s 0x04 = 300 s 0x05 to 0x10 = r	p balancing ange from 10 mi	in to 120 min in	·	nd 600 min	Ŋ = 1 is set by th	ne host MCU.

#### 9.5.4.7.4 VCB\_DONE\_THRESH

Address	0x032A											
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name	R	SVD	/D CB_THR[5:0]									
Reset	0	0 0 0 0 0 0 0 0 0										
	RSVD = Reserved											
		Note: To use the starting CB (that To change the V	e VCB_DONE de t is, sending [BA CB_DONE three e effect. It is not 5-V to 4-V with 2 voltage based o d of 2.45-V	etection feature, l L_GO] = 1). shold detection, s necessary to re-i 5-mV steps, whe	host sets this thr set a new thresh issue [BAL_GO] ere	by the host MCU eshold, then issu old then re-issue = 1 to restart bal	ies [OVUV_GO] : [OVUV_GO] =	1 for the new				

#### 9.5.4.7.5 OTCB\_THRESH

Address	0x032B							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD		COOLOFF[2:0]			OTCB_	THR[3:0]	,
Reset	0	0	0	0	1	1	1	1
	RSVD =	Reserved			•			
CO	OLOFF[2:0] =	BAL_CTRL1[O] and OTUT optic	<i>TCB_ÉN]</i> = 1 and on. to 14% in steps set to 14%.	d OTCB is detec	ted. The MCU co	HR - COOLOFF I onfigures the corr ulator voltage		



OTCB\_THR[3:0] = Sets the OTCB threshold when *BAL\_CTRL1[OTCB\_EN]* = 1. The MCU configures the corresponding GPIO(s) to the ADC and OTUT option. Range from 10% to 24% in steps of 2% sourced from TSREF regulator voltage.. Unused code is set to 24%. Default Reset setting 24%.

#### 9.5.4.7.6 BAL\_CTRL1

Address	0x032E							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			RSVD		1		DUTY[2:0]	
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
		Selection is san 0x0 = 5 s 0x1 = 10 s 0x2 = 30 s 0x3 = 60 s 0x4 = 5 min 0x5 = 10 min 0x6 = 20 min 0x7 = 30 min	npled whenever [	BAL_GOJ = TIS	set by the nost f	vicu.		

#### 9.5.4.7.7 BAL\_CTRL2

Address	0x032F							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	CB_PAUSE	FLTSTOP_EN	OTCB_EN	BAL_A	ACT[1:0]	BAL_GO	AUTO_BAL
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						1
I	CB_PAUSE =	Pauses cell bala 0 = Normal cell 1 = Pause all ce	balancing operat		ostics to run.			
FL	TSTOP_EN =	by the host MC 0 = Balancing is	J.	ardless of fault co	ondition (exclud	lection is sample ing thermal shutc	-	L_GO] = 1 is se
	OTCB_EN =	Enables the OT the host MCU. 0 = Disable OT 1 = Enable OT	CB detection	ing cell balancin	g. The selectior	n is sampled whe	never [BAL_GO	] = 1 is set by
BA	L_ACT[1:0] =		st MCU. The activ		are completed.	These bits are sa	amples wheneve	er [BAL_GO] = 1
	BAL_GO =		tion registers has			configuration reg to 1 again. The b		
	AUTO_BAL =	Selects between the host MCU. 0 = Manual cell 1 = Auto cell ba	balancing	cell balance cor	ntrol. The select	ion is sampled w	henever [BAL_G	60] = 1 is set by

#### 9.5.4.7.8 BAL\_CTRL3

Address	0x0330							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Copyright © 2022 Texas Instruments Incorporated



Name	RSVD				BAL_TIME_SEL[3:0]				
Reset	0	0	0	0	0	0	0	0	
	RSVD =	Reserved							
BA	AL_TIME_GO	Instruct the devi BAL_TIME regis		selected CB chai elf clearing.	nnel (set by <i>[BAL</i>	_TIME_SEL3:0	/) remaining bala	incing time to	
BAL_TIM		Select a single ( 0x0 = CB Chann 0x1 = CB Chann : 0xF = CB Chann	nel 1 nel 2	port its remaining	g balancing time				

# 9.5.4.7.9 CB\_COMPLETE1

Address	0x0556									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	CELL16_ DONE	CELL15_ DONE	CELL14_ DONE	CELL13_ DONE	CELL12_ DONE	CELL11_ DONE	CELL10_ DONE	CELL9_DONE		
Reset	0	0	0	0	0	0	0	0		
	CELL9_DONE to Cell balance completion for cell9 to cell16. This register is cleared when MCU sets [BAL_GO] = 1. CELL16_DONE = 0 = Balancing on the particular cell is still running or has not started 1 = Balancing completed on the particular cell									

# 9.5.4.7.10 CB\_COMPLETE2

Address	0x0557									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	CELL8_DO NE	CELL7_DONE	CELL6_DONE	CELL5_DONE	CELL4_DONE	CELL3_DONE	CELL2_DONE	CELL1_DONE		
Reset	0	0	0	0	0	0	0	0		

### 9.5.4.7.11 BAL\_TIME

Address	0x0558									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	TIME_UNIT		TIME[6:0]							
Reset	0	0	0 0 0 0 0 0 0							
-	TIME_UNIT = Indicates the unit reported by[TIME6:0] 0 = sec 1 = min									
	TIME[6:0] = Report the selected CB channel remaining balancing time If [TIME_UNIT] = 0. Time report in sec with 5sec step If [TIME_UNIT] = 1. Time report in min with 5min step									

# 9.5.4.8 Protector Configuration and Control

# 9.5.4.8.1 OV\_THRESH

Address	0x0009								
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	SPARE	SPARE		OV_THR[5:0]					
Reset	0	0	1	1	1	1	1	1	
	SPARE =	Spare			•				



OV\_THR[5:0] = Sets the overvoltage threshold for the OV comparator. Changes on these bits require host to send another [OVUV\_GO] = 1 command. All settings are at 25-mV steps. 0x02 to 0x0E: range from 2700 mV to 3000 mV 0x12 to 0x1E: range from 3500 mV to 3800 mV 0x22 to 0x2E: range from 4175 mV to 4475 mV All other settings will default to 2700 mV.

#### 9.5.4.8.2 UV\_THRESH

Address	0x000A							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	SPARE	SPARE		1	UV_TI	- -  R[5:0]		
Reset	0	0	0	0	0	0	0	0
	SPARE =	Spare						
U	V_THR[5:0] =	Sets the underverse in the set of	command. at 50-mV steps. nge from 1200 r	nV to 3100 mV	oarator. Changes	on these bits re	quire host to ser	nd another

#### 9.5.4.8.3 UV\_DISABLE1

Address	0x000C									
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	CELL16	CELL15	CELL14	CELL13	CELL12	CELL11	CELL10	CELL9		
Reset	0	0	0	0	0	0	0	0		
Reset       0       0       0       0       0       0       0         CELL9 to Indicate which channels shall be excluded from UV and VCB_DONE detection         CELL9 to Indicate which channels shall be excluded from UV and VCB_DONE detection         CELL9 to Indicate which channels shall be excluded from UV and VCB_DONE detection         CELL16 = 0 = UV and VCB_DONE monitoring apply to the channel         1 = UV and VCB_DONE monitoring are excluded from the channel										

# 9.5.4.8.4 UV\_DISABLE2

Address	0x000D							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	CELL8	CELL7	CELL6	CELL5	CELL4	CELL3	CELL2	CELL1
Reset	0	0	0	0	0	0	0	0
I		0 = UV and VCE	hannels shall be 3_DONE monitor 3_DOME monito	ing apply to the	channel _			

#### 9.5.4.8.5 OTUT\_THRESH

Address	0x000B									
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		UT_THR[2:0]	OT_THR[4:0]							
Reset	1	1	1	0 0 0 0 0						
			6 to 80% in step		ng GPIO(s) to AI from TSREF reg		put.			
0.	T_THR[4:0] =		e MCU configure 6 to 39% in step efaults to 39%.	es the correspon	hanges on these ding GPIO(s) to a from TSREF reg	ADC and OTUT		[OTUT_GO] =		



# 9.5.4.8.6 OVUV\_CTRL

Address	0x032C							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VCBDONE_ THR_LOCK		OVUV_L	OCK[3:0]		OVUV_GO	OVUV_N	IODE[1:0]
Reset	0	0	0	0	0	0	0	0
VCBDONE	_THR_LOCK =	or the VCBDON starting the AUX The bit is sample 0 = UV threshold	E DAC result for ADC measuren ed when OVUV_	diagnostics, the nent. This bit sele <i>_MODE[1:0]</i> is 0b	UV comparator l ects which thresh	BDONE threshol has to lock onto c lold is locked to t ed to a single cha	only one thresh ne UV compara	old before
Ονυν	V_LOCK[3:0] =		se bits require h ell1 ell2 ell3	annel as the OV ost to send anoth		ators input when / = 1 command.	rovuv_mod1.	: <i>0]</i> = 0b11.
	OVUV_GO =	Starts the OV ar self-clearing. 0 = Ready 1 = Start OV and	·		to 1, all OVUV o	configuration setti	ngs are sample	ed. This bit is
OVUV	/_MODE[1:0] =	send another [C 00 = Do not run 01 = Run the OV 10 = Run the OV 11 = Lock OV ar	OVUV_GOJ = 1 co OV and UV com / and UV round / and UV BIST co nd UV comparate	ommand. nparators robin with all acti cycle.	ve cells annel configured	GO] = 1. Changes by [OVUV_LOC ::0] register.		require host to

# 9.5.4.8.7 OTUT\_CTRL

Address	0x032D									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RSVD	OTCB_THR_ LOCK	(	OTUT_LOCK[2:	0]	OTUT_GO	OTUT_MODE[1:0]			
Reset	0	0	0 0 0 0 0							
	RSVD =	Reserved		·		I. I				
		threshold result	for diagnostics, ent. This bit sele <i>:0]</i> = 0b11 which d is selected	the OT compara ects which thres	ator has to lock of hold is locked to	DTCB threshold to onto only one thres the OT comparate ode.	shold before sta	rting the AUX		
ΟΤυΤ	_LOCK[2:0] =	Configures a pa Changes on the 0x0 = Lock to G 0x1 = Lock to G : 0x7 = Lock to G	se bits require h PIO1A PIO2A			rators input when ] = 1 command.	[OTUT_MOD1:	<i>0]</i> = 0b11.		
	OTUT_GO =	Starts the OT ar self-clearing. 0 = Ready 1 = Start OT and	·		n to 1, all OTUT	configuration sett	ings are sample	d. This bit is		



OTUT\_MODE[1:0] = Sets the OT and UT comparators operation mode when [OTUT\_GO] = 1. Changes on these bits require host to send another [OTUT\_GO] = 1 command.

- 00 = Do not run OT and UT comparators
- 01 = Run the OT and UT round robin with all active cells
- 10 = Run the OT and UT BIST cycle.
- 11 = Lock OT and UT comparators to a single channel configured by [OTUT\_LOCK3:0]

# 9.5.4.9 GPIO Configuration

# 9.5.4.9.1 GPIO\_CONF1

Address	0x000E								
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	FAULT_IN_ EN	SPI_EN		GPIO2[2:0]		GPIO1[2:0]			
Reset	0	0	0	0	0	0	0	0	
FAU	JLT_IN_EN =		ut function. GPIC	08 is configured l	the NFAULT pin based on <i>[GPIO8</i> FAULT pin, <i>[GPI</i> 0	3_CONF2:0] sett	ting.		
<ul> <li>SPI_EN = Enables SPI master on GPIO4, GPIO5 and GPIO6, GPIO7.</li> <li>0 = SPI master disabled.</li> <li>1 = SPI master enabled. Overwrite the [GPIO4_CONF2:0], [GPIO5_CONF2:0], [GPIO6_CONF2:0], and [GPIO7_CONF2:0] settings.</li> </ul>									
GPIO2[2:0] = Configures GPIO2. 000 = As disabled, high-Z 001 = As ADC and OTUT inputs 010 = As ADC only input 011 = As digital input 100 = As output high 101 = As output low 110 = As ADC input and weak pull-up enabled 111 = As ADC input and weak pull-down enabled									
	GPIO1[2:0] =	010 = As ADC o 011 = As digital 100 = As output 101 = As output 110 = As ADC in	ed, high-Z and OTUT inputs only input input t high t low nput and weak p		1				

#### 9.5.4.9.2 GPIO\_CONF2

Address	0x000F											
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name	SPARE	RSVD		GPIO4[2:0]			GPIO3[2:0]					
Reset	0	0	0 0 0 0 0 0 0									
	SPARE = Spare											
		000 = As disable 001 = As ADC a 010 = As ADC c 011 = As digital 100 = As output 101 = As output 110 = As ADC in	and OTUT inputs only input input	ull-up enabled	1							



GPIO3[2:0] = Configures GPIO3. If MB\_TIMER\_CTRL is not 0x00, this configuration is ignored and the pin is configured for module balancing.
000 = As disabled, high-Z
001 = As ADC and OTUT inputs
010 = As ADC only input
011 = As digital input
100 = As output high

- 101 = As output low
- 110 = As ADC input and weak pull-up enabled
- 111 = As ADC input and weak pull-down enabled

#### 9.5.4.9.3 GPIO\_CONF3

Address	0x0010							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	SPA	ARE[1:0]		GPIO6[2:0]	1		GPIO5[2:0]	
Reset	0	0	0	0	0	0	0	0
S	PARE[1:0] =	Spare						
			ed, high-Z and OTUT inputs only input input high low nput and weak p nput and weak p	ull-up enabled ull-down enabled				
G	;PIO5[2:0] =	master. See See 000 = As disable 001 = As ADC a 010 = As ADC c 011 = As digital 100 = As output 101 = As output 110 = As ADC in	ction 9.3.6.1.7 fc ed, high-Z and OTUT inputs only input input : high : low nput and weak p	or details.		gnored and the p	oin is used as MI	SO for SPI

#### 9.5.4.9.4 GPIO\_CONF4

Address	0x0011									
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	SPARE[1:0]			GPIO8[2:0]			GPIO7[2:0]			
Reset	0	0 0 0 0 0 0 0 0 0								
	SPARE[1:0] =	Spare								
		000 = As disabl 001 = As ADC a 010 = As ADC a 011 = As digital 100 = As output 101 = As output 110 = As ADC in	and OTUT inputs only input input t high	s ull-up enabled						



GPIO7[2:0] = Configures GPIO7. If [SPI\_EN] = 1, these configuration bits are ignored and the pin is used as SCLK for SPI master. See Section 9.3.6.1.7 for details.
000 = As disabled, high-Z
001 = As ADC and OTUT inputs
010 = As ADC only input
011 = As digital input
100 = As output high
101 = As output low
110 = As ADC input and weak pull-up enabled
111 = As ADC input and weak pull-down enabled

#### 9.5.4.10 SPI Master

# 9.5.4.10.1 SPI\_CONF

Address	0x034D							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	CPOL	СРНА			NUMBIT[4:0]		
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
	CPOL =	Sets the SCLK   0 = Idles low an 1 = Idles high ar	d clocks high					
	CPHA =	Sets the edge o 0 = Leading cloo 1 = Trailing cloo		ta is sampled o	n MISO.			
N	UMBIT[4:0] =	SPI transaction 00000 = 24-bit 00001 = 1-bit 00010 = 2-bit : 10111 = 23-bit All others = 23-l	length. Set the n	umber of SPI bi	ts to read/write.			

#### 9.5.4.10.2 SPI\_EXE

Address	0x0351									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RSVD SS_CTRL SPI_G									
Reset	0 0 0 0 0 0 0 1 0									
RSVD = Reserved										
SS_CTRL = Programs the state of SS. 0 = Output low 1 = Output high										
SPI_GO = Executes the SPI transaction. This bit is self-clearing. 0 = Idle 1 = Execute the SPI										

#### 9.5.4.10.3 SPI\_TX3, SPI\_TX2, and SPI\_TX1

Address	0x034E to 0x0350									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	DATA[7:0]									
Reset	0	0	0	0	0	0	0	0		
	DATA[7:0] = Data to be used to write to SPI slave device. The bits are programmed by using SPI_CONF[NUMBIT4:0] and are clocked out of MOSI starting from the LSB SPI_TX1 -> LSB SPI_TX2 -> LSB SPI_TX3.									



#### 9.5.4.10.4 SPI\_RX3, SPI\_RX2, and SPI\_RX1

Address	0x0520 to 0x522										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		DATA[7:0]									
Reset	0	0	0	0	0	0	0	0			
	R	R	R	R	R	R	R	R			
	DATA[7:0] = Data returned from a read during SPI transaction. Updated, starting with LSB SPI_RX1 -> LSB SPI_RX2 -> LSB SPI_RX3, with the number of bits set by SPI_CONF[NUMBIT4:0] clocked in from MISO.										

# 9.5.4.11 Diagnostic Control

# 9.5.4.11.1 DIAG\_OTP\_CTRL

Address	0x0335							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RSVD		FLIP_FACT_ CRC	Μ	ARGIN_MODE[2	:0]	MARGIN_GO
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
	_	1 = Flip the CRC Configures OTP	ation. No modif value. This ca Margin read m	ication of the factouses a factory CR	ory CRC	_OTP[FACT_CRC	C].	
		0b000 = Normal 0b001 = Reserv 0b010 = Margin 0b011 to 0b111 =	ed 1 Read					
M	ARGIN_GO =	Starts OTP Marg 0 = Ready 1 = Start the tes		ne [MARGIN_MO	Ŋ bit. This bit s	elf-clears and alw	ays reads 0.	

# 9.5.4.11.2 DIAG\_COMM\_CTRL

Address	0x0336										
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	RSVD SPI_ FLII LOOPBACK C										
Reset	0	0	0	0	0	0	0	0			
	RSVD =	Reserved					•				
SPI_L	SPI_LOOPBACK = Enables SPI loopback function to verify SPI functionality. See the Section 9.3.6.1.7 for more details. 0 = Disable 1 = Enable										
FLIP_TR_CRC = Sends a purposely incorrect communication (during transmitting response) CRC by inverting all of the calculated CRC bits. 0 = Send CRC as calculated 1 = Send inverted CRC											

# 9.5.4.11.3 DIAG\_PWR\_CTRL

Address	0x0337							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			BIST_NO_ RST	PWR_BIST_ GO				
Reset	0	0	0	0	0	0	0	0



RSVD = Reserved
BIST_NO_RST =       Use for further diagnostic if the power supply BIST detects a failure. When this bit is set to 1, and then BIST cycle is run using [PWR_BIST_GO], the device will not clear the FAULT_PWR1 and FAULT_PWR2 register, and does not deassert the NFAULT signal at the end of BIST cycle.         0 =       Cycle through BIST on the LDO comparators. The FAULT_PWR* registers are reset to 0 and NFAULT is deasserted at the end of each LDO BIST run.         1 =       Cycle through BIST on the LDO comparators. The FAULT_PWR* registers are not reset to 0, and NFAULT remains asserted at the end of each LDO BIST run.
PWR_BIST_GO = When written to 1, the power supply BIST diagnostic will start. Any change in [BIST_NO_RST] has no effect until this bit is written to 1 again. The bit self-clears.         0 = Ready         1 = Start power supply BIST diagnostic.

# 9.5.4.11.4 DIAG\_CBFET\_CTRL1

Address	0x0338									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		CBFET16 to CBFET9								
Reset	0	0	0	0	0	0	0	0		
CBFET16 to CBFET9 = Enables CBFET for CBFET diagnostic. This register is only sampled when [COMP_ADC_SEL2:0] = 0b100. 0 = CBFET off 1 = CBFET on										

#### 9.5.4.11.5 DIAG\_CBFET\_CTRL2

Address	0x0339								
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	CBFET8 to CBFET1								
Reset	0	0	0	0	0	0	0	0	
CBFET8 to CBFET1 = Enables CBFET for CBFET diagnostic. This register is only sampled when [COMP_ADC_SEL2:0] = 0b100. 0 = CBFET off 1 = CBFET on									

# 9.5.4.11.6 DIAG\_COMP\_CTRL1

Address	0x033A										
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		VCCB_THR[4:0]									
Reset	Reset         0										
VCC	VCCB_THR[4:0] = Configures the VCELL vs. AUXCELL delta. The VCELL vs. AUXCELL check is considered pass if the measured delta is less than this threshold. This threshold applies to the bus bar comparison from Main to AUX ADC as well. Range from 6 to 99mV in 3mV step										
BB_THR[2:0] = RSVD = Additional delta value added to the VCCB_THR setting, used during VCELL vs. AUXCELL comparison when comparing a cell connected above a bus bar (with the bus bar connected to a VC channel individually). Range is from 5 mV to 40 mV in 5-mV steps. Reserved											

# 9.5.4.11.7 DIAG\_COMP\_CTRL2

Address	0x033B									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	RSVD		GPIO_THR[2:0]		OW_THR[3:0]					
Reset	0	0	0	0	0	0	0	0		
	RSVD =	Reserved								
GPIO_THR[2:0] = Configures the GPIO comparison delta threshold between Main and AUX ADC measurements. Range is from 4-mV to 32-mV in 4-mV steps										



OW\_THR[3:0] = Configures the OW detection threshold for diagnostic comparison. This threshold applies to the CB OW and VC OW diagnostics.

Range is from 500 mV to 5 V in 300-mV steps.

## 9.5.4.11.8 DIAG\_COMP\_CTRL3

Address	0x033C							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	CBFET_CTRL _GO	OW_S	NK[1:0]	Co	DMP_ADC_SEL[	2:0]	COMP_ADC _GO
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
		CBFETs are cor	CTRL1/2 regiset trolled by regula ned on by this ( not by this GO	trs. This GO acti ar CB control. GO bit, once CB bit action)	on is executed o is started or res	nly if CB is not ru ume, the CBFET	inning or it's in controls return	pause, otherwise is to the regular
	v_onn(1.0) -		ible to turn on th r OW test is cor P/N, CB pins cu rrent sink on all rrent sink on all	ne correct sink c npleted. rrent sink is off. VC pins CB pins		forming open wir		
COMP_AD	C_SEL[2:0] =	000 = No ADC c 001 = Cell voltag Device compare VCELL (from Ma The [DRDY_VC 010 = Open wire MCU enables th compares corres Main ADC) is les The [DRDY_VC 011 = Open wire MCU enables th Device compare AUXCELL (from the comparison 100 = CBFET cf MCU preconfigue • Pause cell b • Enable the C • Configure th remains their When this test s compares the cf AUXCELL (from completed. 101 = GPIO mea Device compare [DRDY_GPIO] =	ous mode befor comparison is pe- ge measurement is the cell channel ain ADC) vs. AU <i>CBJ</i> = 1 when the (OW) check or e current sink o sponding VC pir sis than $DIAG_C$ $_OWJ$ = 1 when e (OW) check or e current sink o is corresponding AUX ADC) is le is completed. The completed. The completed is completed. The completed is completed in the completed is completed in the completed is completed in the completed is completed. The completed is completed in the completed in the completed is completed in the completed in the completed is completed in the completed in the completed in the completed in the completed is completed in the completed in	re enabling this of erformed at check. hels specified by JXCELL (from Al his comparison is n VC pins. n all VC pins thr specified by A COMP_CTRL2 [0 the comparison n CB pins n all VC pins thr g CB pins specifiess than DIAG_0 g before starting ncing is enabled ed by DIAG_CB ET] to decide if a cified by DIAG_CB I turn on CBFET by [AUX_CELL (3 of VCELL (from ek (applies to GP heasurement vs. mparison is com	Jagnostic. These [AUX_CELL_SE UX ADC) delta is s completed. ough the [OW_S (CTIVE_CELL re DW_THR3:0]. is completed. ough the [OW_S ied by [AUX_CE COMP_CTRL2 [ this check: FET_CTRL1/2 re II CBFET returns CBFET_CTRL1/2 re II CBFET returns CBFET_CTRL1/2 returns CBF	e bits are sample EL4:0] against the less than [VCCE ENK1:0] before er egister against the ENK1:0] before er LL_SEL4:0] again DW_THR3:0]. Th egisters. to pause state (12 registers. AG_CBFET_CTR e following criteri DRDY_CBFET] = S ADC and OTUT	d when <i>[COMF</i> a following crite 3_ <i>THR4:0]</i> . THR4:0]. THR4:0]. Thabling this com a following crite habling this com nst the followin a <i>[DRDY_CBC</i> that is, turn off <i>L1/2</i> registers a: 1 when the co	$P_ADC_GOJ = 1.$ ria: nparison. Device eria: VCELL (from nparison. g criteria: DWJ = 1 when all CBFET) or and then mparison is
COMF	P_ADC_GO =	Other codes: No Device starts dia [COMP_ADC_S written to 1 agai This bit is cleare 0 = Ready. Writi 1 = Star diagnos	agnostic test spe EL2:0] is sampl n. d to 0 in read. ng 0 has no effe	ecified by [COM ed. Change of [4	COMP_ADC_SE	setting. When th		



# 9.5.4.11.9 DIAG\_COMP\_CTRL4

Address	0x033D							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	I		R	SVD			COMP_ FAULT_INJ	LPF_FAULT _INJ
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
COMP_I	_	Injects fault to th comparison resu 0 = Disable 1 = Enable	•	• •	ADC compariso	n diagnostic is ru	n with this bit set	, the
LPF_I	_	Injects fault con- expected to be s 0 = Disable 1 = Enable		gnostic LPF durin	ng LPF diagnosti	c. The <i>FAULT_C</i>	OMP_MISC[LPF	<i>FAIL]</i> is

# 9.5.4.11.10 DIAG\_PROT\_CTRL

Address	0x033E											
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name		RSVD										
Reset	0	0 0 0 0 0 0 0										
	RSVD =	Reserved										
PROT_BIS		the FAULT_OV once it is assert Note: Host ensu 0 = During BIS <sup>-</sup> the correct OV, deasserts NFAU 1 = During BIS <sup>-</sup>	1/2, FAULT_UV1 ted. ures there is no f F run, when the c UV, OT, and UT JLT before switcl	/2, FAULT_OT, ault before starti levice asserts a fault bits the NF hing to the next eated during the	and FAULT_UT ing the BIST rur fault to check th AULT pin. When channel. e test will not be	When this bit is s registers. The NF n with this bit set the protector comp n this bit is 0, the cleared before so	FAULT signal w to 0. parators and ML device clears th	ill be latched JX and asserts ne fault and				

# 9.5.4.12 Fault Configuration and Reset

# 9.5.4.12.1 FAULT\_MSK1

Address	0x0016										
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	MSK_PROT	MSK_UT	MSK_OT	MSK_UV	MSK_OV	MSK_COMP	MSK_SYS	MSK_PWR			
Reset	0	0	0	0	0	0	0	0			
I	MSK_PROT =	0 = Assert NFA	LT_PROT* regist JLT if any bit from action regardles	m <i>FAULT_PROT</i>	<sup>∽</sup> * is set to 1.						
	MSK_UT = Masks the <i>FAULT_UT</i> * registers to trigger NFAULT. 0 = Assert NFAULT if any bit from <i>FAULT_UT</i> * is set to 1. 1 = No NFAULT action regardless of <i>FAULT_UT</i> * bit status.										
	MSK_OT =	0 = Assert NFA	LT_OT* registers JLT if any bit from action regardles	m <i>FAŬĽT_OT*</i> is	s set to 1.						
	MSK_UV = Masks the <i>FAULT_UV*</i> registers to trigger NFAULT. 0 = Assert NFAULT if any bit from <i>FAULT_UV*</i> is set to 1. 1 = No NFAULT action regardless of <i>FAULT_UV*</i> bit status.										
MSK_OV = Masks the <i>FAULT_OV*</i> registers to trigger NFAULT. 0 = Assert NFAULT if any bit from <i>FAULT_OV*</i> is set to 1. 1 = No NFAULT action regardless of <i>FAULT_OV*</i> bit status.											



MSK_COMP =	<ul> <li>Masks the FAULT_COMP_* registers to trigger NFAULT.</li> <li>0 = Assert NFAULT if any bit from FAULT_COMP_* is set to 1.</li> <li>1 = No NFAULT action regardless of FAULT_COM_* bit status.</li> </ul>
MSK_SYS =	<ul> <li>To mask the NFAULT assertion from any FAULT_SYS register bit.</li> <li>0 = Assert NFAULT if any bit from FAULT_SYS is set to 1.</li> <li>1 = No NFAULT action regardless of FAULT_SYS bit status.</li> </ul>
MSK_PWR =	<ul> <li>To mask the NFAULT assertion from any FAULT_PWR1 to FAULT_PWR3 register bit.</li> <li>0 = Assert NFAULT if any bit from FAULT_PWR1 to FAULT_PWR3 is set to 1.</li> <li>1 = No NFAULT action regardless of FAULT_PWR1 to FAULT_PWR3 bit status.</li> </ul>

# 9.5.4.12.2 FAULT\_MSK2

Address	0x0017							
NVM	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	SPARE[1]	MSK_OTP_ CRC	MSK_OTP_ DATA	MSK_COMM3 _FCOMM	MSK_COMM3 _FTONE	MSK_COMM3 _HB	MSK_COMM2	MSK_COMM1
Reset	0	0	0	0	0	0	0	0
	SPARE[1] =	Spare			•			
MSK <u></u>	_OTP_CRC =		JLT if any bit des	scribed above is		.,	T triggering.	
MSK_	OTP_DATA =		JLT if any bit des	scribed above is		/	on NFAULT trigge	ering.
MSK_CON		Masks <i>FAULT_</i> 0 0 = Assert NFAU 1 = No NFAULT	JLT if <i>FAULT_C</i>	<u>ОММЗ[</u> FCOMM_		0		
MSK_CO		Masks <i>FAULT_</i> 0 0 = Assert NFAU 1 = No NFAULT	JLT if FAULT_C	OMM3[FTONE_L				
MSK_C	COMM3_HB =		JLT if FAULT_C	OMM3[HB_FAST	/faults on NFAUL [] or [HB_FAIL] is MM3[HB_FAST]	s set to 1.	atus.	
MS	6K_COMM2 =		JLT if any bit from	m FAULT_COM	gering. M2 register is set MM2 register bit			
MS	SK_COMM1 =		JLT if any bit from	m FAULT_COM	gering. //1 register is set ////1 register bit			

# 9.5.4.12.3 FAULT\_RST1

Address	0x0331								
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RST_PROT	RST_UT	RST_OT	RST_UV	RST_OV	RST_COMP	RST_SYS	RST_PWR	
Reset	0	0	0	0	0	0	0	0	
RST_PROT = Resets the <i>FAULT_PROT1</i> and <i>FAULT_PROT2</i> registers to 0x00. 0 = No reset 1 = Reset registers to 0x00									
RST_UT = Resets all FAULT_UT registers to 0x00. 0 = No reset 1 = Reset registers to 0x00									
RST_OT = Resets all <i>FAULT_OT</i> registers to 0x00. 0 = No reset 1 = Reset registers to 0x00									
RST_UV = Resets all <i>FAULT_UV*</i> registers to 0x00. 0 = No reset 1 = Reset registers to 0x00									

RST_OV = Resets all <i>FAULT_OV*</i> registers to 0x00. 0 = No reset 1 = Reset registers to 0x00
RST_COMP = Resets all FAULT_COMP_* registers to 0x00. 0 = No reset 1 = Reset registers to 0x00
RST_SYS = To reset the <i>FAULT_SYS</i> register to 0x00. This bit self-clears to 0 after writing to 1. 0 = Do not reset 1 = Reset to 0x00
RST_PWR = To reset the FAULT_PWR1 to FAULT_PWR3 registers to 0x00. This bit self-clears to 0 after writing to 1. 0 = Do not reset 1 = Reset to 0x00

# 9.5.4.12.4 FAULT\_RST2

Address	0x0332							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	RST_OTP _CRC	RST_OTP_ DATA	RST_COMM3 _FCOMM	RST_COMM3 _FTONE	RST_COMM3 _HB	RST_COMM2	RST_COMM1
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved			·		·	
RST_	_OTP_CRC =	Resets the <i>FAU</i> 0 = No reset 1 = Reset the re		r ([CUST_CRC] a	and [FACT_CRC	] only).		
RST_	OTP_DATA =	Resets the FAU 0 = No reset 1 = Reset the re	- 0	r ([SEC_DETEC	T] and [DED_DE	TECT] only).		
RST_COM		Resets <i>FAULT</i> 0 = No reset 1 = Reset the re	_	M_DET].				
RST_CO		Resets <i>FAULT</i> 0 = No reset 1 = Reset the re		E_DET].				
RST_C	:OMM3_HB =	Resets <i>FAULT</i> 0 = No reset 1 = Reset the re		ST] and [HB_FA	<i>IL]</i> bits.			
RS	T_COMM2 =	Resets <i>FAULT</i> 0 = No reset 1 = Reset regist	-	G_COML*, and <i>I</i>	DEBUG_COMM_	_COMH* register	rs.	
RS	T_COMM1 =	Resets <i>FAULT</i> _ 0 = No reset 1 = Reset regist		EBUG_COMM_U	IART* registers.			

# 9.5.4.13 Fault Status

#### 9.5.4.13.1 FAULT\_SUMMARY

This register is the soft version of the NFAULT.

Address	0x052D							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	FAULT_PRO T	FAULT_ COMP_ADC	FAULT_OTP	FAULT_ COMM	FAULT_OTUT	FAULT_OVUV	FAULT_SYS	FAULT_PWR
Reset	0	0	0	0	0	0	0	0
F/			[MSK_PROT] = ( r (OVUV, OTUT o ult is detected			or FAULT_PROT	72 register bits is	s set.



FAULT_COMP_ADC = This bit is set if [MSK_COMP] = 0 and any of the following registers is set:         • FAULT_COMP_VCCB1/2         • FAULT_COMP_VCOW1/2         • FAULT_COMP_CBOW1/2         • FAULT_COMP_CBFET1/2         • FAULT_COMP_GPIO         • FAULT_COMP_MISC         0 = No ADC comparison fault (that is, none of the FAULT_COMP_* registers)	s are set)
1 = ADC comparison fault is detected.         FAULT_OTP = This bit is set if [MSK_OTP] = 0 and any of the FAULT_OTP register bits is so 0 = No OTP-related fault detected or OTP faults are masked.         1 = OTP-related fault is detected.	
<ul> <li>FAULT_COMM = This bit is set if any of the following is true:</li> <li>[MSK_COMM1] = 0 and any of the FAULT_COMM1 register bits is set.</li> <li>[MSK_COMM2] = 0 and any of the FAULT_COMM2 register bits is set.</li> <li>[MSK_COMM3_HB] = 0 and the FAULT_COMM3[HB_FAST] bit or [HB_</li> <li>[MSK_COMM3_FTONE] = 0 and the FAULT_COMM3[FTONE_DET] is</li> <li>[MSK_COMM3_FCOMM] = 0 and if FAULT_COMM3[FCOMM_DET] is</li> <li>0 = No UART, VIF, or FTONE fault is detected, or UART, VIF, and FTONE fault is detected.</li> </ul>	set. set.
<ul> <li>FAULT_OTUT = This bit is set if any of the following is true:</li> <li>[MSK_OT] = 0 and any of the FAULT_OT1 or FAULT_OT2 bits is set.</li> <li>[MSK_UT] = 0 and any of the FAULT_UT1 or FAULT_UT2 bits is set.</li> <li>0 = No OT or UT fault is detected, or OT and UT faults are masked.</li> <li>1 = OT or UT fault is detected</li> <li>FAULT_OVUV = This bit is set if any of the following is true:</li> </ul>	
<ul> <li>[MSK_OV] = 0 and any of the FAULT_OV1 or FAULT_OV2 bits is set.</li> <li>[MSK_UV] = 0 and any of the FAULT_UV1 or FAULT_UV2 bits is set.</li> <li>0 = No OV or UV fault is detected, or OV and UV faults are masked.</li> <li>1 = OV or UV fault is detected.</li> </ul> FAULT_SYS = This bit is set if [MSK_SYS] = 0 and any of the FAULT_SYS register bits is set.	.et
FAULT_PWR = This bit is set if [MSK_PWR] = 0 and any of the FAULT_PWR1 to FAULT_P         0 = No power rail related fault is detected or power rail faults are masked.         1 = Power rail related fault is detected.	

# 9.5.4.13.2 FAULT\_COMM1

Address	0x0530							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD			UART_TR	UART_RR	UART_RC	COMMCLR _DET	STOP_DET
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved				•		
	UART_TR = Indicates a UART FAULT is detected when transmitting a response frame. Further details of the fault information are available in the <i>DEBUG_UART_RR_TR</i> register. 0 = No fault 1 = Fault							
UART_RR = Indicates a UART FAULT is detected when receiving a response frame. Further details of the fault information are available in the <i>DEBUG_UART_RR_TR</i> register. 0 = No fault 1 = Fault								



UART_RC = Indicates a UART FAULT is detected during receiving a command frame. Further details of the fault information are available in the <i>DEBUG_UART_RC</i> register. 0 = No fault 1 = Fault
COMMCLR_DET = A UART communication clear signal is detected. A detection of SLEEPtoACTIVE ping in ACTIVE or SLEEP mode or detection of WAKE pin in ACTIVE mode will also set this bit. 0 = No UART Clear 1 = UART Clear detected
STOP_DET = Indicates an unexpected STOP condition is received. A detection of SLEEPtoACTIVE signal in ACTIVE mode will also set this bit. 0 = No fault 1 = Fault

# 9.5.4.13.3 FAULT\_COMM2

Address	0x0531							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	COML_TR	COML_RR	COML_RC	COML_BIT	COMH_TR	COMH_RR	COMH_RC	COMH_BIT
Reset	0	0	0	0	0	0	0	0
	COML_TR =	Indicates a CON information are 0 = No fault 1 = Fault			en transmitting a _ <i>RR_TR</i> register.		e. Further details	of the fault
	COML_RR =	Indicates a CON information are 0 = No fault 1 = Fault			en receiving a re <i>RR_TR</i> register.		Further details of	the fault
	COML_RC =	Indicates a CON information are 0 = No fault 1 = Fault		It is detected wh DEBUG_COML_		ommand frame.	Further details of	f the fault
	COML_BIT =	Indicates a COM fault information 0 = No fault 1 = Fault			h would cause at DML_BIT register		evel fault. Furthe	er details of the
	COMH_TR =	Indicates a CON information are 0 = No fault 1 = Fault			nen transmitting a _ <i>RR_TR</i> register		e. Further details	of the fault
	COMH_RR =	Indicates a CON information are 0 = No fault 1 = Fault			nen receiving a re _ <i>RR_TR</i> register		Further details of	the fault
	COMH_RC =	Indicates a CON information are 0 = No fault 1 = Fault		Ilt is detected wh DEBUG_COMH_		ommand frame.	Further details o	f the fault
	COMH_BIT =	Indicates a COM fault information 0 = No fault 1 = Fault			h would cause a DMH_BIT registe		level fault. Furthe	er details of the

#### 9.5.4.13.4 FAULT\_COMM3

Address	0x0532							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		R	SVD		FCOMM_DET	FTONE_DET	HB_FAIL	HB_FAST
Reset	0	0	0	0	0	0	0	0



RSVD =	Reserved
FCOMM_DET =	Received communication transaction with the Fault Status bits set by any of the upper stack device(s). 0 = Fault Status are clear, indicating no fault is detected from any of the upper stack device(s). 1 = Fault Status are set from the receiving communication transaction.
FTONE_DET =	Indicates a FAULT TONE is received. Detection is monitoring the COML side if [DIR_SEL] = 0 and vice versa. 0 = No FAULT TONE detected 1 = FAULT TONE detected
HB_FAIL =	Indicates HEARTBEAT is not received within an expected time. Detection is monitoring the COML side if [DIR_SEL] = 0 and vice versa. 0 = No fault 1 = Fault
HB_FAST =	Indicates HEARTBEAT is received too frequently. Detection is monitoring the COML side if [DIR_SEL] = 0 and vice versa. This bit may also be set when [FTONE_DET] = 1 depends on how soon the FAULT TONE is detected from the previous HEATBEAT 0 = No fault 1 = Fault

# 9.5.4.13.5 FAULT\_OTP

Address	0x0535							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	DED_DET	SEC_DET	CUST_CRC	FACT_CRC	CUSTLDERR	FACTLDERR	GBLOVERR
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved	•		•		•	
	DED_DET =	Indicates a DED 0 = No fault 1 = Fault	) error has occu	rred during the O	TP load. (Unkno	own during encoc	ling)	
	SEC_DET =	Indicates a SEC 0 = No fault 1 = Fault	cerror has occur	rred during the O	TP load. (Unkno	own during encod	ling)	
(	CUST_CRC =	Indicates a CR0 0 = No fault 1 = Fault	C error has occu	rred in the custor	ner register spa	ce.		
	FACT_CRC =	Indicates a CRC 0 = No fault 1 = Fault	Cerror has occu	rred in the factor	y register space.			
	JSTLDERR =	<ul> <li>No Custom</li> <li>The highest</li> <li>The highest</li> <li>LOADERR</li> <li>Information reco</li> </ul>	CTAT registers for er OTP page is p Customer OTP Customer OTP happened on the eived from the de	or the specific error programmed. page has a [FM page has [TRY] e selected Custo evice with this error	or condition. This TERR]. = 1 and is not [F mer OTP page. ror must not be c	s error bit is set if	Fone of the follow	-
F	ACTLDERR =	<ul> <li>The highest</li> <li>The highest</li> <li>LOADERR</li> <li>Information receiption</li> </ul>	DTP page is pro- factory OTP pa factory OTP pa happened on the eived from the de	grammed. ge has a [FMTEI ge has [TRY] = 1 e selected factor evice with this en	RR]. and is not [PRC y OTP page. ror must not be c		le.	
		0 = No fault 1 = Fault						



 GBLOVERR = Indicates that on overvoltage error is detected on one of the OTP pages. Read OTP\_CUST1\_STAT and OTP\_CUST2\_STAT registers to determine the specific page(s). Information received from the device with this error must not be considered reliable.

 Writing [RST\_OTP\_DATA] = 1 does not reset this bit. To clear this bit, a device reset or HW\_RESET is needed. Repeat the programming procedure on a different page (if available) will force the device to re-evaluate the condition.

 0 = No fault

 1 = Fault

#### 9.5.4.13.6 FAULT\_SYS

Address	0x0536							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	LFO	RSVD	GPIO	DRST	CTL	CTS	TSHUT	TWARN
Reset	0	0	0	0	0	0	0	0
	LFO =	Indicated LFO fr 0 = No fault dete 1 = Fault detecte	ected	ide an expected	range			
	RSVD =	Reserved						
	GPIO =	Indicates GPIO8 0 = No fault dete 1 = FAULT input	ected	T input when G	PIO_CONF1[FA	<i>ULT_IN_EN]</i> = 1		
	DRST =	Indicates a digita 0 = No digital re 1 = Digital reset	set	urred.				
	CTL =	Indicates a long observable if the 0 = No fault 1 = Long comm	e action is set to	device shutdow		5 ,	,	s bit is not
	CTS =	Indicates a shor system before re 0 = No fault 1 = Short comm	eaching long cor	nmunication tim		n the device. Th	is can be served	as an alert to
	TSHUT =	Indicates the pre the thermal shut 0 = Die tempera 1 = The previous	down threshold. ture is less than	thermal shutdo	wn threshold	ch the die tempe	erature (die temp	2) is higher than
	TWARN =	Indicates the die the device at the shutdown. 0 = Die tempera 1 = Die tempera	e moment yet. Th ture is less than	nis serves as a TWARN_THR[	warning signal th 1:0]		etting. No action rature is approac	

#### 9.5.4.13.7 FAULT\_PROT1

Address	0x053A										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name			R	SVD			TPARITY_ FAIL	VPARITY_ FAIL			
Reset	0	0 0 0 0 0 0 0 0 0									
	RSVD = Reserved										
TPA	RITY_FAIL =	• [OTUT_MO	y fault is detecte reshold setting DE1:0] setting F14 settings	d on any of the f	ollowing OTUT r	elated configurat	ions:				



VPARITY\_FAIL = Indicates a parity fault is detected on any of the following OVUV related configurations:

- OV or UV threshold setting
- [OVUV\_MODE1:0] setting
- [NUM\_CELL3:0] setting
- - -
- 0 = No fault 1 = Fault

#### 9.5.4.13.8 FAULT\_PROT2

Address	0x053B							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	BIST_ABORT	TPATH_FAIL	VPATH_FAIL	UTCOMP_ FAIL	OTCOMP_ FAIL	OVCOMP_ FAIL	UVCOMP_ FAIL
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved		•				
BI	ST_ABORT =	Indicates either 0 = BIST runs to 1 = BIST abort		BIST run is abor	ted.			
Т	PATH_FAIL =	Indicates a fault 0 = No fault 1 = Fault	is detected alon	ig the OTUT sign	al path during B	IST test.		
V	'PATH_FAIL =	Indicates a fault 0 = No fault 1 = Fault	is detected alon	ig the OVUV sigr	nal path during B	IST test.		
UTC	Comp_fail =	Indicates the U 0 = No fault 1 = Fault	「comparator fail	s during BIST te	st.			
ΟΤΟ	Comp_fail =	Indicates the O 0 = No fault 1 = Fault	Г comparator fail	s during BIST te	st.			
OVO	Comp_fail =	<ul> <li>Indicates the O<sup>V</sup></li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>	/ comparator fail	ls during BIST te	st.			
UVC	COMP_FAIL =	Indicates the UN 0 = No fault 1 = Fault	/ comparator fail	s during BIST te	st.			

#### 9.5.4.13.9 FAULT\_OV1

Address	0x053C									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	OV16_DET	OV15_DET	OV14_DET	OV13_DET	OV12_DET	OV11_DET	OV10_DET	OV9_DET		
Reset	0	0	0	0	0	0	0	0		
OV9_DE	OV9_DET to OV16_DET OV fault status for Cell9 to Cell16, results are from the OV comparator detection.									

# 9.5.4.13.10 FAULT\_OV2

Address	0x053D									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	OV8_DET	OV7_DET	OV6_DET	OV5_DET	OV4_DET	OV3_DET	OV2_DET	OV1_DET		
Reset	0	0	0	0	0	0	0	0		
OV1_DET	OV1_DET to OV8_DET = OV fault status for Cell1 to Cell8, results are from the OV comparator detection.									

Copyright © 2022 Texas Instruments Incorporated



# 9.5.4.13.11 FAULT\_UV1

Address	0x053E									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	UV16_DET	UV15_DET	UV14_DET	UV13_DET	UV12_DET	UV11_DET	UV10_DET	UV9_DET		
Reset	0	0	0	0	0	0	0	0		
UV9_DE1	UV9_DET to UV16_DET UV fault status for Cell9 to Cell16, results are from the UV comparator detection.									

#### 9.5.4.13.12 FAULT\_UV2

Address	0x053F										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	UV8_DET	UV7_DET	UV6_DET	UV5_DET	UV4_DET	UV3_DET	UV2_DET	UV1_DET			
Reset	Reset         0         0         0         0         0         0         0         0										
UV1_DET	UV1_DET to UV8_DET = UV fault status for Cell1 to Cell8, results are from the UV comparator detection.										

# 9.5.4.13.13 FAULT\_OT

Address	0x0540									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	OT8_DET	OT7_DET	OT6_DET	OT5_DET	OT4_DET	OT3_DET	OT2_DET	OT1_DET		
Reset	0	0	0	0	0	0	0	0		
OT1_DET	OT1_DET to OT8_DET = OT fault status for GPIO1 to GPIO8, results are from the OT comparator detection.									

# 9.5.4.13.14 FAULT\_UT

Address	0x0541									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	UT8_DET	UT7_DET	UT6_DET	UT5_DET	UT4_DET	UT3_DET	UT2_DET	UT1_DET		
Reset	0	0	0	0	0	0	0	0		
UT1_DET	UT1_DET to UT8_DET = UT fault status for GPIO1 to GPIO8, results are from the UT comparator detection.									

# 9.5.4.13.15 FAULT\_COMP\_GPIO

Address	0x0543									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	GPIO8_FAIL	GPIO7_FAIL	GPIO6_FAIL	GPIO5_FAIL	GPIO4_FAIL	GPIO3_FAIL	GPIO2_FAIL	GPIO1_FAIL		
Reset	0	0	0	0	0	0	0	0		
	GPIO1_FAIL to Indicates ADC vs. AUX ADC GPIO measurement diagnostic results for GPIO1 to GPIO8. GPIO8_FAIL = 0 = Diagnostic pass 1 = Diagnostic fail. GPIO from Main ADC vs. AUX ADC measurement is greater than [GPIO_THR2:0]									

# 9.5.4.13.16 FAULT\_COMP\_VCCB1

Address	0x0545							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	CELL16_FAI L	CELL15_FAIL	CELL14_FAIL	CELL13_FAIL	CELL12_FAIL	CELL11_FAIL	CELL10_FAIL	CELL9_FAIL
Reset	0	0	0	0	0	0	0	0



CELL9\_FAIL to Indicates voltage diagnostic results for cell9 to cell16. CELL16\_FAIL = 0 = Diagnostic pass 1 = Diagnostic fail. VCELL vs. AUXCELL measurement is greater than [VCCB\_THR4:0]

#### 9.5.4.13.17 FAULT\_COMP\_VCCB2

Address	0x0546									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	CELL8_FAI L	CELL7_FAIL	CELL6_FAIL	CELL5_FAIL	CELL4_FAIL	CELL3_FAIL	CELL2_FAIL	CELL1_FAIL		
Reset	0	0	0	0	0	0	0	0		
	CELL1_FAIL to Indicates voltage diagnostic results for cell1 to cell8. CELL8_FAIL = 0 = Diagnostic pass 1 = Diagnostic fail. VCELL vs. AUXCELL measurement is greater than [VCCB_THR4:0]									

# 9.5.4.13.18 FAULT\_COMP\_VCOW1

Address	0x0548							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VCOW16 _FAIL	VCOW15 _FAIL	VCOW14 _FAIL	VCOW13 _FAIL	VCOW12 _FAIL	VCOW11 _FAIL	VCOW10 _FAIL	VCOW9_FAIL
Reset	0	0	0	0	0	0	0	0
	_	0 = Diagnostic p	bass	ults for cell9 to c surement is less	ell 16. than <i>[OW_THR</i> 3	8:0]		

#### 9.5.4.13.19 FAULT\_COMP\_VCOW2

Address	0x0549							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	VCOW8_FA IL	VCOW7_FAIL	VCOW6_FAIL	VCOW5_FAIL	VCOW4_FAIL	VCOW3_FAIL	VCOW2_FAIL	VCOW1_FAIL
Reset	0	0	0	0	0	0	0	0
	—	Indicates VC OV 0 = Diagnostic p 1 = Diagnostic f	ass		ell 8. than <i>[OW_THR</i> 3	:0]		

#### 9.5.4.13.20 FAULT\_COMP\_CBOW1

Address	0x054B										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	CBOW16_ FAIL	CBOW15_ FAIL	CBOW14_ FAIL	CBOW13_ FAIL	CBOW12_ FAIL	CBOW11_ FAIL	CBOW10_ FAIL	CBOW9_FAIL			
Reset	0	0	0	0	0	0	0	0			
	CBOW9_FAIL to Results of the CB OW diagnostic for CB FET9 to CB FET16. CBOW16_FAIL = 0 = Pass 1 = Fail										

#### 9.5.4.13.21 FAULT\_COMP\_CBOW2

Address	0x054C							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	CBOW8_FA IL	CBOW7_FAIL	CBOW6_FAIL	CBOW5_FAIL	CBOW4_FAIL	CBOW3_FAIL	CBOW2_FAIL	CBOW1_FAIL
Reset	0	0	0	0	0	0	0	0



CBOW1\_FAIL to Results of the CB OW diagnostic for CB FET1 to CB FET8. CBOW8\_FAIL = 0 = Pass 1 = Fail

### 9.5.4.13.22 FAULT\_COMP\_CBFET1

Address	0x054E											
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name	CBFET16_ FAIL	CBFET15_ FAIL	CBFET14_ FAIL	CBFET13_ FAIL	CBFET12_ FAIL	CBFET11_ FAIL	CBFET10_ FAIL	CBFET9_FAIL				
Reset	0	0	0	0	0	0	0	0				
	CBFET9_FAIL to Results of the CB FET diagnostic for CB FET9 to CB FET16. CBFET16_FAIL = 0 = Pass 1 = Fail											

#### 9.5.4.13.23 FAULT\_COMP\_CBFET2

Address	0x054F											
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name	CBFET8_FA IL	CBFET7_FAIL	CBFET6_FAIL	CBFET5_FAIL	CBFET4_FAIL	CBFET3_FAIL	CBFET2_FAIL	CBFET1_FAIL				
Reset	0	0	0	0	0	0	0	0				
	CBFET1_FAIL to Results of the CB FET diagnostic for CB FET1 to CB FET8. CBFET8_FAIL = 0 = Pass 1 = Fail											

### 9.5.4.13.24 FAULT\_COMP\_MISC

Address	0x0550									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name			R	SVD			COMP_ADC _ABORT	LPF_FAIL		
Reset	0 0 0 0 0 0 0 0									
	RSVD =	Reserved			·					
COMP_A	DC_ABORT =	ADC compariso 0 = ADC compa	n diagnostics ha	s started. run to completio		due to improper	setting. Valid onl	y if one of the		
	LPF_FAIL =	Indicates LPF d 0 = Pass 1 = Fail	iagnostic result.							

# 9.5.4.13.25 FAULT\_PWR1

Address	0x0552											
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Name	CVSS_OPE N	DVSS_OPEN	REFHM_ OPEN	CVDD_UV	CVDD_OV	DVDD_OV	AVDD_OSC	AVDD_OV				
Reset	0	0	0	0	0	0	0	0				
C'	CVSS_OPEN = Indicates an open condition on CVSS pin. 0 = No fault 1 = Fault											



DVSS_OPEN =	<ul> <li>Indicates an open condition on DVSS pin.</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>
REFHM_OPEN =	<ul> <li>Indicates an open condition on REFHM pin.</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>
CVDD_UV =	<ul> <li>Indicates an undervoltage fault on the CVDD LDO.</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>
CVDD_OV =	<ul> <li>Indicates an overvoltage fault on the CVDD LDO.</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>
DVDD_OV =	<ul> <li>Indicates an overvoltage fault on the DVDD LDO.</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>
AVDD_OSC =	<ul> <li>Indicates AVDD is oscillating outside of acceptable limits.</li> <li>0 = No fault</li> <li>1 = Fault</li> <li>This fault could trigger when transitioning from SLEEP to ACTIVE mode. So, if this fault is set, please ignore it and reset the fault.</li> </ul>
AVDD_OV =	<ul> <li>Indicates an overvoltage fault on the AVDD LDO.</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>

#### 9.5.4.13.26 FAULT\_PWR2

Address	0x0553							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD	PWRBIST_ FAIL	RSVD	REFH_OSC	NEG5V_UV	TSREF_OSC	TSREF_UV	TSREF_OV
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved		1	1			
PWR	BIST_FAIL =	Indicates a fail o 0 = No fault 1 = Fault	n the power sup	oply BIST run.				
F	EFH_OSC =	<ul> <li>Indicates REGH</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>	reference is os	cillating outside c	of an acceptable	limit.		
Ν	IEG5V_UV =	Indicates an und 0 = No fault 1 = Fault	lervoltage fault o	on the NEG5V ch	narge pump.			
TS	REF_OSC =	Indicates TSRE 0 = No fault 1 = Fault	<sup>-</sup> is oscillating o	utside of an acce	eptable limit.			
7	SREF_UV =	Indicates an und 0 = No fault 1 = Fault	lervoltage fault o	on the TSREF LE	00.			
٦	SREF_OV =	<ul> <li>Indicates an ove</li> <li>0 = No fault</li> <li>1 = Fault</li> </ul>	rvoltage fault or	the TSREF LDC	Э.			

### 9.5.4.13.27 FAULT\_PWR3

Address	0x0554							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name			RSVD	RSVD	RSVD	AVDDUV_ DRST		

### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1



Reset	0	0	0	0	0	0	0	0			
RSVD = Reserved											
AVD	—	Indicates a digit SHUTDOWN or 0 = No reset 1 = Digital reset	HW Reset even	t.	V detected. This	also applies who	en device wakes	up after a			

# 9.5.4.14 Debug Control and Status

# 9.5.4.14.1 DEBUG\_CTRL\_UNLOCK

Address	0x0700								
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	CODE[7:0]								
Reset	0	0	0	0	0	0	0	0	
CODE[7:0] = Write the unlock code (0xA5) to this register to activate the setting in the DEBUG_COMM_CTRL* register. Any other value than the unlock code will deactivate any effect in the DEBUG_COMM_CTRL* setting and return									

to the normal settings of the device.

# 9.5.4.14.2 DEBUG\_COMM\_CTRL1

Address	0x0701							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RSVD		UART_BAUD	UART_ MIRROR_EN	UART_TX_EN	USER_ UART_EN	USER_ DAISY_EN
Reset	0	0	0	0	0	1	0	0
	RSVD =	Reserved						
-	_	This bit changes to the 250kb/s b for debug purpo 0 = Default 1Mb 1 = 250kb/s	aud rate, it slow ses.			h the VIF to incre		
UART_MI	RROR_EN =	0 = Disable 1 = Enable Note: This test r	be enabled firs	t by setting [UAF	RTTX_EN] = 1.	To use this debut are received on response frames	COMH/COML in	a stack device.
UART_TX_EN = Stack device, by default, has the UART TX disabled. This bit enables the UART TX to allow read/write via on the stack device. 0 = Disable 1 = Enable							write via UART	
USER_UART_EN = This bit enables the debug UART control bits, [UART_TX_EN] and [UA 0 = The setting of the bits mentioned above has no effect. 1 = The device configures the UART per [UART_TX_EN] and [UART_N								
USER_DAISY_EN = This bit enables the debug COM 0 = The setting of <i>DEBUG_COM</i> 1 = The device configures the C				M_CTRL2 regis	ter has no effect	. – –	. 0	

# 9.5.4.14.3 DEBUG\_COMM\_CTRL2

Address	0x0702								
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name		R	SVD		COML_TX _EN	COML_RX _EN	COMH_TX _EN	COMH_RX _EN	
Reset	0	0	0	0	1	1	1	1	
	RSVD = Reserved								



COML_TX_EN = Enables COML transmitter. 0 = Disable 1 = Enable
COML_RX_EN = Enables COML receiver. 0 = Disable 1 = Enable
COMH_TX_EN = Enables COMH transmitter. 0 = Disable 1 = Enable
COMH_RX_EN = Enables COMH receiver. 0 = Disable 1 = Enable

# 9.5.4.14.4 DEBUG\_COMM\_STAT

Address	0x0780								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RSVD		HW_UART _DRV	HW_DAISY _DRV	COML_TX _ON	COML_RX _ON	COMH_TX _ON	COMH_RX _ON	
Reset (Base)	0	0	1	1	0	0	1	1	
Reset (Stack)	0	0	1	1	1	1	1	1	
	RSVD =	Reserved		•			•	•	
DEBUG_CO 1 = UART T> HW_DAISY_DRV = Indicates the			G_COMM_CTRL	er. e device are controlled b 1[USER_DAISY	y the device itsel	f or by MCU con	trol.	-	
			OMM_CTRL2 reg COMH are contr		се				
CO	ML_TX_ON =	Shows the current COML transmitter status. 0 = off 1 = on							
COI	ML_RX_ON =	Shows the curre 0 = off 1 = on	ent COML receiv	er status.					
CON	MH_TX_ON =	Shows the curre 0 = off 1 = on	ent COMH transr	nitter status.					
COMH_RX_ON = Shows the cur 0 = off 1 = on			ent COMH receiv	ver status.					

# 9.5.4.14.5 DEBUG\_UART\_RC

Address	0x0781								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	RSVD		RC_IERR	RC_TXDIS	RC_SOF	RC_BYTE _ERR	RC_UNEXP	RC_CRC	
Reset	0	0	0	0	0	0	0	0	
	RSVD = Reserved								

BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



RC_IERR =	Detects initialization byte error in the received command frame. This may be due to the frame initialization byte has a stop error, incorrect frame type is set, or reserved command type bit is set. All bytes that follow are ignored until a communication CLEAR is received. When a communication frame is ignored, the device will not attempt to detect any communication error in the ignored frame nor counting it as valid/discard in the frame counters. 0 = No error 1 = Error detected
RC_TXDIS =	Detects if UART TX is disabled, but the host MCU has issued a command to read data from the device. 0 = No error 1 = Error detected
RC_SOF =	Detects a start-of-frame (SOF) error. That is, an UART CLEAR is received on the UART before the current frame is finished. 0 = No error 1 = Error detected
RC_BYTE_ERR =	Detects any byte error, other than the error in the initialization byte, in the received command frame. All bytes that follow are ignored until a communication CLEAR is received. When a communication frame is ignored, the device will not attempt to detect any communication error in the ignored frame nor counting it as valid/discard in the frame counters. 0 = No error 1 = Error detected
RC_UNEXP =	In a stack device (that is, [STACK_DEV] = 1 and [MULTIDROP] = 0), it is not expected to receive a stack or broadcast command through the UART interface. If so, this is detected as an error and this bit is set. If device is configured with [MULTIDROP] = 1, this bit will not be set. 0 = No error 1 = Error detected
RC_CRC =	Detects a CRC error in the received command frame from UART. The frame will be considered as discarded frame. 0 = No error 1 = Error detected

# 9.5.4.14.6 DEBUG\_UART\_RR\_TR

Address	0x0782							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RSVD			TR_WAIT	RR_SOF	RR_BYTE _ERR	RR_CRC
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved			•		•	
	TR_SOF =	Indicates that a 0 = No error 1 = Error detect		s received while	the device is still	transmitting data	a.	
<ul> <li>TR_WAIT = The device is waiting for its turn to transfer a response out but the action is terminated because either:</li> <li>The device receives a UART CLEAR signal.</li> <li>The device receives a new command.</li> <li>This bit is valid when broadcast or stack read command has been issued.</li> <li>0 = No error</li> <li>1 = Error detected</li> </ul>								ther:
	RR_SOF =	Indicates a UAF apply in multidro 0 = No error 1 = Error detect	op mode.	eived while rece	iving the respons	se frame. Respoi	nse frames on th	e UART only
RR_BYTE_ERR = Detects any byte error, other than the error in the initialization byte, in the received response frame. All bytes that follow are ignored until a communication CLEAR is received. When a communication frame is ignored, the device will not attempt to detect any communication error in the ignored frame nor counting it as valid/discard in the frame counters. 0 = No error 1 = Error detected								



RR\_CRC = Detects are CRC error in the received response frame from UART. The frame will be considered as a discarded frame.

0 = No error

1 = Error detected

## 9.5.4.14.7 DEBUG\_COMH\_BIT

Address	0x0783							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		RSVD		PERR	BERR_TAG	SYNC2	SYNC1	BIT
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
	PERR =	frame with [BEF abnormality that or wrong data o 0 = No commun	RRJ bit set. Any e t isn't classified in rder). nication error dete normality of the	error bit that is so n the register ca ected, the forwa	tion frame and he et in this register w In also trigger the rded communicati unication frame. [ <i>t</i>	vill also set the [ [PERR] bit (for o ion frame does i	PERRJ bit. Howe example, detectir not have the [BEI	ver, an ng missing data R <i>R]</i> inserted.
В	ERR_TAG =	0 = Received co	ceived communi ommunication fra	ime has no [BE	-			
	SYNC2 =		is unable to dete	-	e detected. Devic	e is using the tir	ning information	extracted from
	SYNC1 =	Unable to detect too distorted to 0 = No error 1 = Error detect	be detectable.	alf-bit or any of	the [SYNC1:0] bit	s. It could be the	e bit is missing or	the signal is
	BIT =	The device has 0 = No error 1 = Error detect		bit; however, th	e detection sample	es are not enou	gh to assure a str	rong 1 or 0.

### 9.5.4.14.8 DEBUG\_COMH\_RC

Address	0x0784							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD		RC_IERR	RC_TXDIS	RC_SOF	RC_BYTE _ERR	RC_UNEXP	RC_CRC
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
F		such as a frame selected. Becau upper stack will All bytes that fo When a commu ignored frame n 0 = No error 1 = Error detect Valid when [DIF	e initialization byt use bytes receive also detect this low are ignored inication frame is or counting it as ed <u>R_SELJ</u> = 1. Devic transmit data out	e is expected, bu ad on the COMH/ error. until a SOF bit is ignored, the dev valid/discard in t	ut start-of-frame /COML are propa s set is received. vice will not atter the frame counter OMH TX is disate	(SOF) bit is not s agated up the sta npt to detect any ers.	mproper formatti set, or an invalid f ack, it is likely dev communication ce receives a con ard frame.	frame type is vices in the error in the
	RC_SOF =	•	ne but the SOF I		· · ·		OF bit is set only	' in the



RC_BYTE_ERR =	Valid when <i>[DIR_SEL]</i> = 1. Detected any byte error, other than the error in the initialization byte, in the received command frame. This error can trigger one or more error bit set in the <i>DEBUG_COMMH_BIT</i> register. 0 = No error 1 = Error detected
RC_UNEXP =	If <i>[DIR_SEL]</i> = 0, but device receives command frame from COMH which is an invalid condition and device will set this error bit. 0 = No error 1 = Error detected
RC_CRC =	Indicates a CRC error that resulted in one or more COMH command frames being discarded. Any other errors in the frame are not indicated as the frame was discarded. 0 = No error 1 = Error detected

## 9.5.4.14.9 DEBUG\_COMH\_RR\_TR

Address	0x0785							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	F	RSVD	TR_WAIT	RR_TXDIS	RR_SOF	RR_BYTE _ERR	RR_UNEXP	RR_CRC
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved			•			
	TR_WAIT =	receives a new	command. when broadcast	to transfer a res or stack read co			nated because th	e device
	RR_TXDIS =		The frame is cou	ce receives a res unted as a discar		o transmit to the	next device beca	ause the COMH
	RR_SOF =		me but the SOF	ects a start-of-frai bit is set in the ci			SOF bit is set only	in the
RR_E	3YTE_ERR =		e. This error can				alization byte, in t COMMH_BIT reg	
F	R_UNEXP =	If [DIR_SEL] = this error bit. 0 = No error 1 = Error detect		eived response f	rame from COM	IH which is an in	valid condition an	d device sets
	RR_CRC =	the frame are n	ot indicated as th C and BERR will	ne frame was dis			g discarded. Most bserved on the fir	

## 9.5.4.14.10 DEBUG\_COML\_BIT

Address	0x0786										
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name	RSVD			PERR	BERR_TAG	SYNC2	SYNC1	BIT			
Reset	0	0	0	0	0	0	0	0			
ı	RSVD = Reserved										



PERR =	Detect abnormality of the incoming communication frame and the outgoing communication frame will be set with BERR. Any error bit that is set in this register will also set the <i>[PERR]</i> bit. However, abnormality that isn't classified in the register can also trigger the <i>[PERR]</i> bit (for example, detecting missing data or wrong data order. 0 = No communication error detected, the forwarded communication frame does not have the BERR inserted 1 = Detected abnormality of the received communication frame. BERR is asserted to the forwarded communication.
BERR_TAG =	Set when the received communication is tagged with BERR. 0 = Received communication frame has no BERR 1 = Received communication frame has BERR
SYNC2 =	The Preamble half-bit and the <i>[SYNC1:0]</i> bits are detected. Device is using the timing information that is extracted from these bits but it is unable to detect valid data. 0 = No error 1 = Error detected
SYNC1 =	Unable to detect the preamble half-bit or any of the <i>[SYNC1:0]</i> bits. It could be the bit is missing or the signal is too distorted to be detectable. 0 = No error 1 = Error detected
BIT =	The device has detected a data bit. However, the detection samples are not enough to assure a strong 1 or 0. 0 = No error 1 = Error detected

## 9.5.4.14.11 DEBUG\_COML\_RC

Address	0x0787							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	RSVD		RC_IERR	RC_TXDIS	RC_SOF	RC_BYTE _ERR	RC_UNEXP	RC_CRC
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
	_	such as a fram selected. Beca upper stack wi When a comm ignored frame 0 = Error not d 1 = Error detect Valid when [D].	e initialization by use bytes receive I also detect this unication frame is nor counting it as etected ted R_SEL] = 0. Dev transmit data ou	in the received of te is expected, but ed on the COMH error. All bytes th s ignored, the der s valid/discard in the ice detects the C it). The command	ut start-of-frame /COML are prop nat follow are ign vice will not atten the frame counte OML TX is disat	(SOF) bit is not s agated up the st ored until a SOF npt to detect any ers.	set, or an invalid ack, it is likely de bit is received. communication ce receives a con	frame type is vices in the error in the
	RC_SOF =		me but the SOF	ects a start-of-fran bit is set in the cu				in the
RC_E	YTE_ERR =	Valid when [DI command fram 0 = No error 1 = Error detect	e. This error can	ected any byte er trigger one or m	ror, other than th ore error bits set	e error in the init in the <i>DEBUG</i> _	tialization byte, in COMML_BIT reg	the received ister.
R	C_UNEXP =	If [DIR_SEL] = set this error b 0 = No error 1 = Error detec	t.	eived command	frame from CON	1L which is an in	valid condition ar	d device will
	RC_CRC =		not indicated as t	lted in one or mo he frame was dis		and frames being	g discarded. Any	other errors i

## 9.5.4.14.12 DEBUG\_COML\_RR\_TR

Address 0x0788

## BQ79616-Q1, BQ79614-Q1, BQ79612-Q1

SLUSE81D - AUGUST 2020 - REVISED SEPTEMBER 2022



Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	R	SVD	TR_WAIT	RR_TXDIS	RR_SOF	RR_BYTE _ERR	RR_UNEXP	RR_CRC
Reset	0	0	0	0	0	0	0	0
	RSVD =	Reserved						
	TR_WAIT =	The device is w receives a new This bit is valid 0 = No error 1 = Error detect	command. when broadcast		ponse out but the		ated because th	e device
	RR_TXDIS = Valid when [DIR_SEL] = 1, device receives a response but fails to transmit to the next device because the C TX is disabled. The frame is counted as a discarded frame. 0 = No error 1 = Error detected							
	RR_SOF =	Valid when [DIR initialization fran 0 = No error 1 = Error detect	ne but the SOF b		me (SOF) error o urrent frame that		OF bit is set only	in the
RR_	BYTE_ERR =	Valid when [DIR response frame 0 = No error 1 = Error detect	. This error can t		or, other than the ore error bits set i			
	RR_UNEXP = If [DIR_SEL] = 0, but device received a response frame from COML which is an invalid condition and device w set this error bit. 0 = No error 1 = Error detected							
RR_CRC = Indicates a CRC error that resulted in one or more COML response frames being discarded. Most other error the frame are not indicated as the frame was discarded. If [RR_BYTE_ERR] is observed on the final byte CRC, both CRC and BERR are indicated.         0 = No error         1 = Error detected								

### 9.5.4.14.13 DEBUG\_UART\_DISCARD

Address	0x0789									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	COUNT[7:0]									
Reset	0 0 0 0 0 0 0 0									
(	COUNT[7:0] =	UART frame co DEBUG_UART this register is re	_DISCARD and							

## 9.5.4.14.14 DEBUG\_COMH\_DISCARD

Address	0x078A								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	COUNT[7:0]								
Reset	0 0 0 0 0 0 0 0								
(			I_DISCARD and			ived or transmitte ched and the rela			

## 9.5.4.14.15 DEBUG\_COML\_DISCARD

|--|



Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Name		COUNT[7:0]									
Reset	0 0 0 0 0 0 0 0										
(			unter to track the and				0				

## 9.5.4.14.16 DEBUG\_UART\_VALID\_HI/LO

## DEBUG\_UART\_VALID\_HI

Address	0x078C									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		COUNT[7:0]								
Reset	0	0	0	0	0	0	0	0		
COUNT[7:0] = The high-byte of UART frame counter to track the number of valid frames received or transmitted. Counter saturates when both DEBUG_UART_VALID_HI/LO is 0xFF. This register is latched and the related counter is reset when DEBUG_UART_DISCARD is read.										

## DEBUG\_UART\_VALID\_LO

Address	0x078D								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	COUNT[7:0]								
Reset	0	0	0	0	0	0	0	0	
COUNT[7:0] = The low-byte of UART frame counter to track the number of valid frames received or transmitted. Counter saturates when both <i>DEBUG_UART_VALID_HI/LO</i> is 0xFF. This register is latched and the related counter is reset when <i>DEBUG_UART_DISCARD</i> is read.									

## 9.5.4.14.17 DEBUG\_COMH\_VALID\_HI/LO

## DEBUG\_COMH\_VALID\_HI

Address	0x078E								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	COUNT[7:0]								
Reset	0	0	0	0	0	0	0	0	
(		• •	both DEBUG_C	OMH_VALID_HI		id frames receive s register is latche			

## DEBUG\_COMH\_VALID\_LO

Address	0x078F									
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name	COUNT[7:0]									
Reset	0	0	0	0	0	0	0	0		
Ċ	COUNT[7:0] =	saturates when		OMH_VALID_HI		d frames received s register is latche				



### 9.5.4.14.18 DEBUG\_COML\_VALID\_HI/LO

## DEBUG\_COML\_VALID\_HI

Address	0x0790								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	COUNT[7:0]								
Reset	0	0	0	0	0	0	0	0	
(	COUNT[7:0] =			OML_VALID_HI/		d frames receive register is latche			

## DEBUG\_COML\_VALID\_LO

7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
				Dit 2	DILI	BILV		
COUNT[7:0]								
0	0	0	0	0	0	0		
			0 0 0 7:0] = The low-byte of COML frame counter to track the	0 0 0 0 7:0] = The low-byte of COML frame counter to track the number of valic	0     0     0     0       7:0] = The low-byte of COML frame counter to track the number of valid frames received	COUNT[7:0] 0 0 0 0 0 0 7:0] = The low-byte of COML frame counter to track the number of valid frames received or transmitted. saturates when both <i>DEBUG COML VALID HI/LO</i> is 0xFF. This register is latched and the relate		

## 9.5.4.14.19 DEBUG\_OTP\_SEC\_BLK

Address	0x07A0								
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Name	BLOCK[7:0]								
Reset	0	0	0	0	0	0	0	0	
E	BLOCK[7:0] = Holds last OTP block address where SEC occurred. Valid only when FAULT_OTP[SEC_DET] = 1.								

### 9.5.4.14.20 DEBUG\_OTP\_DED\_BLK

Address	0x07A1							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	BLOCK[7:0]							
Reset	0	0	0	0	0	0	0	0
BLOCK[7:0] = Holds last OTP block address where DED occurred. Valid only when FAULT_OTP[DED_DET] = 1.								

## 9.5.4.15 OTP Programming Control and Status 9.5.4.15.1 OTP\_PROG\_UNLOCK1A through OTP\_PROG\_UNLOCK1D

Address	0x0300 to 0x0303									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		CODE[7:0]								
Reset	0	0	0	0	0	0	0	0		
	CODE[7:0] = The first 32-bit OTP programming unlock code is required as part of the OTP programming unlock sequence before performing OTP programming. This 32-bit code is entered in the sequence from OTP_PROG_UNLOCK1A to OTP_PROG_UNLOCK1D. These registers always read back 0.									



## 9.5.4.15.2 OTP\_PROG\_UNLOCK2A through OTP\_PROG\_UNLOCK2D

Address	0x0352 to 0x0355									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name		CODE[7:0]								
Reset	0	0	0	0	0	0	0	0		
	CODE[7:0] = The second 32-bit OTP programming unlock code, required as part of the OTP programming unlock sequence before performing OTP programming. This 32-bit code is entered in the sequence from OTP_PROG_UNLOCK2A to OTP_PROG_UNLOCK2D. These registers always read back 0.									

### 9.5.4.15.3 OTP\_PROG\_CTRL

Address	0x030B									
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Name			•	PAGESEL	PROG_GO					
Reset	0	0 0 0 0 0 0 0 0 0								
	RSVD = Reserved									
PAGESEL = Selects which customer OTP page to be programmed. 0 = page 1 1 = page 2										
	PROG_GO = Enables programming for the OTP page selected by OTP_PROG_CTRL[PAGESEL]. Requires OTP_PROG_UNLOCK1* and OTP_PROG_UNLOCK2* registers are set to the correct codes. 0 = Ready 1 = Start OTP programming									

## 9.5.4.15.4 OTP\_ECC\_TEST

Address	0x034C							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		R	SVD		DED_SEC	MANUAL_ AUTO	ENC_DEC	ENABLE
Reset	0	0	0	0				
	RSVD =	Reserved						
MAN	_	OTP_ECC_DA 1 = Test DED fu OTP_ECC_DA Note: If SEC or run SEC test do Sets the locatio 0 = Auto mode.	Inctionality. Sets TAOUT* registers Inctionality. Sets TAOUT*. DEC fault is dete bes not clear DEC n of the data to u Use the internal	the FAULT_OTF s. the FAULT_OTF ected, host sets C fault or vice ve ise for the ECC t data for test.	P[SEC_DETECT] P[DED_DETECT] [RST_OTP_DAT. rsa test.	/ flag and outputs / flag and outputs /A/ = 1 to reset th	test result to test result e corresponding	fault. Switch to
	ENC_DEC =	Sets the encode 0 = Run decode	er/decoder test to er test		eregisters for tes _ECC_TEST[EN		est.	
	ENABLE =	1 = Run encode Executes the O 0 = Normal ope 1 = Initiate test			_DEC] and [DEL	D_SEC] bits.		

## 9.5.4.15.5 OTP\_ECC\_DATAIN1 through OTP\_ECC\_DATAIN9

Address	0x0343 to 0x034B							
RW	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name		DATA[7:0]						

Copyright © 2022 Texas Instruments Incorporated





Reset	0	0	0	0	0	0	0	0
		registers are us If CUST_ECC_ If CUST_ECC_	ed to test the EC TEST[ENC_DEC TEST[ENC_DEC	I mode, CUST_E C encoder/deco C] = 1, ECC_DAT C] = 0, ECC_DAT t be read back to	der. A <i>IN8</i> through <i>EC</i> A <i>IN9</i> through <i>EC</i>	CC_DATAIN1 are	e fed to the encod	der.

## 9.5.4.15.6 OTP\_ECC\_DATAOUT1 through OTP\_ECC\_DATAOUT9

Address	0x0510 to 0x0518							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name				DAT	[7:0]			
Reset	0	0	0	0	0	0	0	0
	DATA[7:0] =	successful deco	TEST[ENĆ_DEC der test. TEST[ENC_DEC	;] = 0, ECC_DAT ;] = 1, ECC_DAT	of the ECC decod AOUT8 through AOUT9 through nds on the input	ECC_DATAOUT ECC_DATAOUT	7 are read to de	

## 9.5.4.15.7 OTP\_PROG\_STAT

Address	0x0519							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	UNLOCK	OTERR	UVERR	OVERR	SUVERR	SOVERR	PROGERR	DONE
Reset	0	0	0	0	0	0	0	0
	UNLOCK =	the host writes the relocks the OTF 0 = OTP program	to the OTP_PRO P programming fu	G_CTRL registe unction and clea	er to start the OT	P programming.	, OTP programm Writing to any ot Ilso clears this bit	her register
	OTERR =	0 = No fault			<sub>IP_PROG</sub> and dev <sub>IP_PROG</sub> . Abort O		rt OTP programm g.	ning.
	UVERR =	Indicates an un cleared with <i>[Pf</i> 0 = No error 1 = UV error de	ROG_GŎJ = 1.	detected on the	programming vo	ltage during OTF	⊃ programming. ⊺	Γhis bit is
	OVERR =		D] = 1. Informatio				programming. Th ot be considered	
	SUVERR =	an undervoltage 0 = No error	e error is detecte	d during the volt		This bit is clear	programming. Th ed with <i>[PROG_</i> 0	
	SOVERR =	an overvoltage 0 = No error	error is detected	during the volta	ge stability test.	This bit is cleare	programming. Th d with <i>[PROG_G</i>	
1 = OV error detected during OTP programming voltage stability test         PROGERR Indicates when an error is detected due to incorrect page setting caused by any of the following:         =       Trying to program but OTP programming [UNLOCK] = 0.         •       Trying to program a page that has [TRY] = 1.         •       Trying to program a page which has [FMTERR] = 1.								
This bit is cleared with <i>[PROG_GO]</i> = 1. 0 = No error or programming not attempted 1 = Error detected								



DONE = Indicates the status of the OTP programming for the selected page. This bit is cleared with [PROG\_GO] = 1. 0 = Not completed or programming not attempted

1 = Complete.

## 9.5.4.15.8 OTP\_CUST1\_STAT

Address	0x051A							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	LOADED	LOADWRN	LOADERR	FMTERR	PROGOK	UVOK	OVOK	TRY
Reset	0	0	0	0	0	0	0	0
	LOADED =	Indicates OTP p for error and wa 0 = Not selected 1 = Page 1 sele	rning status. I for loading	selected for load	ding into the relat	ed registers. Se	e [LOADERR] ar	nd [LOADWRN]
		Indicates OTP p 0 = No warning, 1 = Warning			or more SEC warr	nings.		
	LOADERR =	Indicates an erro 0 = No error, or 1 = Error detected	no load was atte		page 1; that is, D	ED is detected v	vhile loading the	selected page.
	FMTERR =	Indicates a form if this bit is set. 0 = No error 1 = Error detected	-	TP page 1; that i	s, when <i>[UVOK]</i>	or [OVOK] is set	t, but <i>[TRY]</i> = 0.	Do not progran
	PROGOK =	Indicates the va 0 = Not valid 1 = Valid	lidity for loading	for OTP page 1.	A valid page ind	cates that succe	essful programm	ing occurred.
	UVOK =	page 1. The OV	condition may a detected. Also	also trigger the U	Itage condition is V as part of the s programming atte	hutdown proces	S.	tempt for OTP
OVOK = Indicates an OTP programming voltage overvoltage condition is detected during programming attempt for O page 1. The OV condition will trigger the UV as part of the shutdown process. The device must be taken out service. 0 = OV condition detected. Also reads as 0 if no programming attempt is performed. 1 = No OV condition detected								
TRY = Indicates a first programming attempt for OTP page 1. 0 = No first attempt made 1 = First attempt made								

### 9.5.4.15.9 OTP\_CUST2\_STAT

Address	0x051B							
Read Only	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	LOADED	LOADWRN	LOADERR	FMTERR	PROGOK	UVOK	OVOK	TRY
Reset	0	0	0	0	0	0	0	0
	LOADED = Indicates OTP page 2 has been selected for loading into the related registers. See [LOADERR] and [LOADWRN] for error and warning status. 0 = Not selected for loading 1 = Page 2 selected and loaded LOADWRN Indicates OTP page 2 was loaded but with one or more SEC warnings. = 0 = No warning, or no load attempted 1 = Warning							
LOADERR Indicates an error while attempting to load OTP page 2; that is, DED is detected while loading the selected page. = 0 = No error, or no load was attempted. 1 = Error detected								



FMTERR =	<ul> <li>Indicates a formatting error in OTP page 2; that is, when [UVOK] or [OVOK] is set, but [TRY] = 0. Do not program if this bit is set.</li> <li>0 = No error</li> <li>1 = Error detected</li> </ul>
PROGOK =	<ul> <li>Indicates the validity for loading for OTP page 2. A valid page indicates that successful programming occurred.</li> <li>0 = Not valid</li> <li>1 = Valid</li> </ul>
UVOK =	<ul> <li>Indicates an OTP programming voltage undervoltage condition is detected during programming attempt for OTP page 2. The OV condition may also trigger the UV as part of the shutdown process.</li> <li>0 = UV condition detected. Also reads as 0 if no programming attempt is performed.</li> <li>1 = No UV condition detected</li> </ul>
OVOK =	<ul> <li>Indicates an OTP programming voltage overvoltage condition is detected during programming attempt for OTP page 2. The OV condition will trigger the UV as part of the shutdown process. The device must be taken out of service.</li> <li>0 = OV condition detected. Also reads as 0 if no programming attempt is performed.</li> <li>1 = No OV condition detected</li> </ul>
TRY =	<ul> <li>Indicates a first programming attempt for OTP page 2.</li> <li>0 = No first attempt made</li> <li>1 = First attempt made</li> </ul>



## **10** Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


## **10.1 Application Information**


The BQ7961x-Q1 device family provides high-accuracy, cell voltages and temperature measurements for 6-series to 16-series battery modules.

## **10.2 Typical Applications**

## **10.2.1 Base Device Application Circuit**

The following application circuit (see Figure 10-1) is based on the BQ79616-Q1 device connecting to a 16S module.





## 10.2.1.1 Design Requirements

Table 10-1 below shows the design parameters.

### Table 10-1. Recommended Design Requirements

PARAMETER	VALUE
Module Voltage Range (Voltage at the BAT pin)	9V to 80V
Number of cells (single device)	6 to 16 cells (BQ79616-Q1), 6 to 14 cells (BQ79614-Q1), 6 to 12 cells (BQ79612-Q1)

Copyright © 2022 Texas Instruments Incorporated



## Table 10-1. Recommended Design Requirements (continued)

PARAMETER	VALUE
Cell voltage range	0V to 5V

## 10.2.1.2 Detailed Design Procedure


#### 10.2.1.2.1 Cell Sensing and Balancing Inputs


Related Pins	Components	Value	Description
VC0 to VC16	Filter resistor	100 Ω	Only differential RC filters are needed for VC channels. Besides serving for
	Filter capacitor	0.47 μF/16 V or 1 μF/16 V	input signal filtering, these components are required to support hot-plug events during cell module insertion. Hence, it is highly recommended to use the component values as suggested.
CB0 to CB16	Filter resistor	Depends on system's balancing current requirements	The filter resistor on CB pins sets the maximum balancing current. See Section 9.3.3 for details. Only differential RC filters are needed for CB channels. Besides serving for input signal filtering, these components are required
	Filter capacitor	0.47 μF/16 V or 1 μF/16 V	to support hot-plug events during cell module insertion. Hence, it is highly recommended to use the component values as suggested.

## **Cell Connections**

It is recommended to populate the battery cells from bottom channels (both VC and CB channels) and up, leaving upper channels as unused channels if cell module size is smaller than the maximum channel size of the BQ7961x-Q1 device. Unused channel(s) in BQ79616-Q1, BQ79614-Q1, and BQ79612-Q1 will be connected as shown in Figure 10-2. PCB Layout for open/NC pins should have minimum trace lengths and should not be connected to a wire or cable.









(a) Customized PCB for certain channels applications - Short unused pins to BAT  $\ensuremath{\mathsf{Pin}}$ 

(b) One PCB for all channels applications - For BQ79616: Configured for 16 VC and CB





(c) One PCB for all channels applications – For BQ79616: Configured for 15 VC and CB If floating the unused VC and CB pins, capacitors in black corresponding to CB pins need to be populated, but capacitors and resistors in grey corresponding to VC and CB pins need to be unpopulated (d) One PCB for all channels applications – For BQ79612: Configured for 12 VC and CB If floating the unused VC and CB pins, capacitors in black corresponding to CB pins need to be populated, but capacitors and resistors in grey corresponding to VC and CB pins need to be unpopulated

### Figure 10-2. Unused VC and CB Channels



#### 10.2.1.2.2 BAT and External NPN

Related Pins	Components	Value	Description		
BAT	Filter resistor 30 Ω		Single-ended RC filter, recommended values must be used for		
	Filter capacitor	10 nF/100 V Can use lower voltage rating based on module size	hot-plug performance.		
NPNB	NPN (Q1)	Collector–emitter breakdown voltage 80 V to 100 V, but can use lower rating based on module size Power rating ≥ 1 W Gain > 80 at the expected load current Current handling >100 mA	The external NPN is used to form a pre-regulation circuit to provide a 6-V (typical) input to the LDOIN pin. The voltage rating of the NPN can be optimized by the following equation: <b>NPN voltage rating = Max VModule – Min VLDOIN + Margin</b> Where: Max VModule = maximum module voltage with fully charged cells Min VLDOIN = the minimum spec of the VLDOIN parameter Margin = system transient voltage + design margin per application requirement		
	Resistor on external NPN collector (R <sub>NPN</sub> )	Various based on module voltage	The resistor has a couple purposes: (a) For an RC filter for the NPN pre-regulation circuit (b) Share the thermal dissipation with the NPN		
	Capacitor on external NPN collector	0.22 μF/100 V Can use lower voltage rating based on module size	The capacitor forms the RC filter for the NPN pre-regulation circuit The capacitor rating is based on peak voltage spike seen on the module. For smaller module size, <100-V rated capacitor can be used. System designer selects the optimized voltage-rated capacitor per their system tolerance and requirements.		

To reduce the power rating needed for the external NPN (Q1), system designer can put power resistors on the NPN collector to create IR drop from the module voltage (VModule). Figure 10-3 shows the current paths to power the BQ7961x device.

Typical ISTARTUP current i.e. Inrush startup current when device enters from SHUTDOWN to ACTIVE is 20mA for TI recommended components. This current is sum of IBAT + ILDOIN, and is dependent on PCB board components and layout, so recommend user to characterize on their end.




Figure 10-3. Power Consumption Paths

To ensure there is sufficient headroom to maintain 6 V (typical) regulated voltage on LDOIN pin, system designer ensures VCollector has  $\geq$  8 V at any time with the assumption of about 2-V drop across the NPN.

Hence, maximum allowable R<sub>NPN</sub> value = ((Min VModule) – (VCollector)) / (Max peak current)



BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022

Where:

Min VModule: based on module size and minimum cell voltage per application

VCollector: 8 V with the assumption of about 2-V drop across NPN

Max peak current: highest operation current, which is the active current with all functions turned on. Note that different communication isolation components (for example, capacitor isolation versus transformer, or the type of transformer) contribute different loading to the total power consumption.

### Power the device separately from the to of the battery stack:

The device is designed to be powered by the battery stack. If there is a need to power the device from a separately source such as in Figure 10-4, the following relationship between the voltage on the BAT pin and the highest VC pin voltage (with respected to ground): BAT voltage >= (0.5 \* highest VC voltage) + 2

For example, if the device is connected to a 14S module with max cell voltage of 4.2V/cell, the highest VC pin is VC14, and the highest VC14 voltage is (4.2V \* 14) = 58.8V. If the BAT pin is powered separately, BAT voltage must be >= 31.4V.

Similarly, if BBP/N channel is connected above the highest cell stack, the BBP pin will has the highest voltage (with respected to ground) than the VC pins. In this scenario, VBAT >= [(VBBP-2.5) \* 0.84] + 4.5. The requirement applies when BAT is power separately and it is to ensure proper operation of the internal level shifter. Fail to maintain the voltage relationship will increase the ADC measurement error on the VC and BB channels.




Figure 10-4. Separate Power Source to BAT

#### 10.2.1.2.3 Power Supplies, Reference Input

Related Pins	Components	Value	Description
AVDD, TSREF	Bypass capacitor	1 µF/10 V	Bypass capacitor for the internal LDOs
DVDD	Bypass Capacitor	2.2 μF/10 V	Bypass capacitor for DVDD
CVDD	Bypass capacitor	4.7 μF/10 V	Bypass capacitor for CVDD
NEG5V	Bypass capacitor	0.1 µF/10 V	Bypass capacitor for the negative charge pump

#### 10.2.1.2.4 GPIO For Thermistor Inputs

When using external thermistor, for ADC measurement only, there is no limitation of what type of thermistors (NTC or PTC) or the bias resistor (R1) value or whether the thermistor is placed on high side or low side with respected to the bias resistor.

However, when using with the integrated OTUT comparators, the programmable OT and UT threshold ranges are designed to work with a 103NTC (10 k $\Omega$  at 25°C) type of NTC thermistor, following the connection shown in Figure 10-5 with different options for the R1 and R2 resistors.



- Option 1:  $R_1 = 10 \text{ k}\Omega$ , and no  $R_2$
- Option 2:  $R_1 = 10 k\Omega$ , and  $R_2 = 100 k\Omega$  for better linearity at cold temperature
- Option 3:  $R_1 = 3.6 k\Omega$ , and  $R_2 = 15 k\Omega$ . This base option can be used for NTC used for the OTCB feature assuming system designer allows the PCB temperature to be higher than the cell temperature during balancing. Because the device does not differentiate which NTC is used on the cells versus the PCB, NTC biasing with this option scales the NTC's hot temperature curve differently, allowing the threshold set for OT comparator to be triggered at a lower GPIO voltage. Thus, making the device to only trigger OTCB threshold on this NTC.

The device does not require external RC for temperature measurement. However, it is common for system designer to add an RC filter on the GPIO pin for the NTC circuit. System designer can select the RC values for the application need. Example:  $R_{GPIO} = 1 k\Omega$ ,  $C_{GPIO} = 0.1 \mu F$  to  $1 \mu F$ .

Unused GPIO must be grounded to AVSS with a 10-k $\Omega$  resistor.




Figure 10-5. NTC Connection

### 10.2.1.2.5 Internal Balancing Current

When internal cell balancing is used, the max balancing current the device can support (before going into thermal pause) can vary based on the ambient temperature.

### 10.2.1.2.6 UART, NFAULT

If device is used as a base device, the UART interface requires the TX and RX pins are pulled up through a  $10-k\Omega$  to  $100-k\Omega$  resistor. Do not leave TX and RX unconnected. The TX must be pulled high to prevent triggering an invalid communications frame during the idle state. When using a serial cable to connect to the host controller, connect the TX pull-up on the host side and the RX pull-up to the CVDD on the device side.

If device is used as a stack device, the TX pin is disabled by default and is left floating. RX pin is shorted to CVDD.

NFAULT pin for base device, if not used, must be left floating. Otherwise, pull it up with 100-k $\Omega$  to CVDD. NFAULT pin on stack device is floating.


### 10.2.1.2.7 Daisy Chain Isolation

The device works with multiple daisy chain isolation types: capacitor isolation, capacitor-choke isolation, and transformer isolation. For devices that are daisy-chained on the same PCB, capacitor isolation without ESD diode as shown in Figure 10-6 is sufficient. Unused COMLP/H or COMHP/N pins must be connected with  $1-k\Omega$  termination resistor.

## 10.2.1.2.7.1 Devices Connected on the Same PCB

Components	Value	Description (Capacitor Isolation on the Same PCB)					
R <sub>TERM</sub>	1 kΩ	Termination resistor					
R <sub>SERIES</sub>	49 Ω	Filter resistor and impedance matching resistor. The connection between devices must be ~120 $\Omega$ (~50 $\Omega$ on each end of the signal connection of the device plus 10- $\Omega$ internal resistance)					
C <sub>BYPASS</sub>	220 pF/50 V	Bypass capacitor					
C <sub>ISO</sub>	2.2 nF	Isolation capacitor Voltage rating depends on application requirement. It is common to select 2x of module voltage rating to provide standoff margin in the event of a fault in the system.					





Components Required for Cap Coupled Daisy Chain on the same PCB

## Figure 10-6. Capacitor Isolation with Devices on the Same PCB

### 10.2.1.2.7.2 Devices Connected on Different PCBs

For devices that are daisy-chained to different PCBs through a pair of twisted cables, all three isolation types can be used for daisy chain isolation, however it is not possible to use one type of isolation on one side of the daisy chain (for example, transformer isolation on COMLP/N to the Battery Management Unit) while using a different type of isolation for the other side of the daisy chain (for example, capacitor isolation on COMH/N to the Cell Module Unit).

## **Option 1: Capacitor Isolation**

Components	Value	Description (Capacitor Isolation Between PCBs)
R <sub>TERM</sub>	1 kΩ	Termination resistor
R <sub>SERIES</sub>	49 Ω	Filter resistor and impedance matching resistor. The connection between devices must be ~120 $\Omega$ (~50 $\Omega$ on each end of the signal connection of the device plus 10- $\Omega$ internal resistance)
C <sub>BYPASS</sub>	220 pF/50 V	Bypass capacitor
C <sub>ISO</sub>	2.2 nF	Isolation capacitor Voltage rating depends on application requirement. It is common to select 2x of module voltage rating to provide standoff margin in the event of a fault in the system.
ESD diode	TVS diode	The ESD protector should provide protection to the communication interface pins during hot-plug events and also for absorption of high-voltage transients during service disconnect or reconnect. Select the ESD diodes to limit the maximum voltage on the COM* bus to below the maximum rating. A voltage rating close to the maximum voltage to provide the highest possible common-mode voltage range is recommended for best EMC performance. The capacitance must be low compared to the coupling capacitance (if using capacitor coupling).

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022







Figure 10-7. Capacitor Isolation on Different PCB

Figure 10-7 shows the capacitor isolation circuit for devices connecting between PCBs. Similar to the capacitor isolation on the same PCB case, the capacitor must be rated with a high enough voltage to provide standoff margin in the event of a fault in the system that exposes the device to a local hazardous voltage. The voltage is determined by the application requirement but it is common to select 2x of the module voltage.

The capacitance on the daisy chain bus has a direct effect on performance. All parasitic capacitances from the support components and cabling must be taken into consideration when designing for communication robustness to EMC. Capacitance from the cables, ESD diodes, bypass capacitance, and chokes form a capacitive divider with the isolation capacitors that may affect performance. Additionally, the amount of capacitance on the bus has a direct impact to the operating current during communication (the capacitor charging or discharging).

Table 10-4. Components for Capacitor Plus Common-Mode Choke Isolation							
Components	Value	Description (Capacitor Plus Choke Isolation Between PCBs)					
R <sub>TERM</sub>	1 kΩ	Termination resistor					
R <sub>SERIES</sub>	49 Ω	Filter resistor and impedance matching resistor. The connection between devices must be ~120 $\Omega$ (~50 $\Omega$ on each end of the signal connection of the device plus 10- $\Omega$ internal resistance)					
C <sub>BYPASS</sub>	220 pF/50 V	Bypass capacitor					
C <sub>ISO</sub>	2.2 nF	Isolation capacitor Voltage rating depends on application requirement. It is common to select 2x of module voltage rating to provide a standoff margin in the event of a fault in the system.					
Common-mode choke	100 µH to 500 µH	Common-mode choke (The inductance range 100 $\mu$ H to 500 $\mu$ H is a general guidance value, not a guaranteed range as there are many parameters affecting the performance of common-mode choke. When coming to specific recommended part, please refer to SLVAEP4 <i>BQ79616-Q1 Daisy Chain Communications Application Report</i> . User shall perform the through test in their environment.)					
ESD diode (optional)	TVS diode	Optional ESD protection depends on pcb level ESD requirement (Adding this diode or not is subject to the user's system level ESD requirement)					

Option 2: Capacitor Plus Common-Mode Choke Isolation







Longer cable lengths, or abnormally noisy applications may require the use of a common-mode choke filter. Capacitor plus choke isolation has better noise immunity than capacitor only. For these applications, use an automotive grade from 100  $\mu$ H to 500  $\mu$ H common-mode filter minimum for proper operation. To achieve the best performance in noisy environments, use dual common-mode filters (470  $\mu$ H). The recommended impedance of the choke is at least 1 k $\Omega$  from 1 MHz to 100 MHz and above 300  $\Omega$  for higher frequencies.

## **Option 3: Transformer Isolation**

Components Value Description (Capacitor Plus Choke Isolation Between PCBs)									
components	value	Description (Capacitor Fills Choke Isolation Detween FCDS)							
R <sub>TERM</sub>	1 kΩ	Termination resistor							
R <sub>SERIES</sub>	49 Ω	Filter resistor and impedance matching resistor. The connection between devices must be ~120 $\Omega$ (~50 $\Omega$ on each end of the signal connection of the device plus 10- $\Omega$ internal resistance)							
CBYPASS	220 pF/50 V	Bypass capacitor							
Transformer	Inductance: 150 μH to 1400 μH	The inductance range 150 $\mu$ H to 1400 $\mu$ H is a general guidance value, not a guaranteed range as there are many parameters affecting the performance of transformer. When coming to specific recommended part, please refer to SLVAEP4 <i>BQ79616-Q1 Daisy Chain Communications Application Report</i> . User shall perform the through test in their environment.							
ESD diode (optional)	TVS diode	Optional ESD protection depends on pcb level ESD requirement (Adding this diode or not is subject to the user's system level ESD requirement)							

#### Table 10-5. Components for Transformer Isolation





Figure 10-9. Transformer Isolation

Transformer isolation is supported and can be implemented as above. For example, transformer isolation can be used between the low-voltage and high-voltage boundary for galvanic isolation.

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022



## 10.2.1.3 Application Curve




## Figure 10-10. Response Frame for 8 Registers Read from Stack Devices

## **10.2.2 Daisy Device Application Circuit**

The following application circuit (see Figure 10-11) is based on the BQ79616-Q1 device connecting to a 16S module.









## 10.2.2.1 Design Requirements

See Section 10.2.1.1 section for design requirements.


## 10.2.2.2 Detailed Design Procedure

See Section 10.2.1.2 section for detailed design procedure.




## 11 Power Supply Recommendations

The device is powered by BAT pin and the LDOIN pin, with which the LDOIN pin is regulated by the pregulation circuit form with an external NPN. The device can be powered by a battery module as low as 9 V (without OTP programming) on the BAT pin. However, system designer must scale the  $R_{NPN}$  resistor accordingly to ensure there is sufficient headroom to have 6 V on the LDOIN pin after the IR drop across  $R_{NPN}$  and the external NPN. Example, if BAT voltage is at 9 V, the  $R_{NPN}$  reduces to 10  $\Omega$  to allow sufficient voltage at the LDOIN pin.



## Figure 11-1. Device Powering Path

Multiple cell modules can be connected to the same device through the bus bar support of the BQ7961x-Q1 family. The same power will be drawn from each of the cell modules.



#### Main current path to power the device





## 12 Layout

The layout for this device must be designed carefully. Any design outside these guidelines can affect the ADC accuracy and EMI performance. Care must be taken in the layout of signals to and from the device to avoid coupling noise onto sensitive inputs. The layout of ground and power connections, as well as communication signals, should also be made carefully.

## 12.1 Layout Guidelines


## 12.1.1 Ground Planes

It is very important to establish a clean grounding scheme to ensure best performance of the device. There are three ground pins (AVSS, DVSS, CVSS) for the device's internal power supplies and one ground reference (REFHM) for the precision reference. There are noisy grounds and quiet grounds that must be separated in the layout initially and re-joined together in a lower PCB layer. The external components (for example, bypass capacitors) must be tied to the proper grounding group if possible to keep the separation of noisy and quiet grounds apart.

- AVSS ground:
  - Bypass capacitor for these pins: BAT, VC0, CB0, and AVDD.
  - Package power pad.
- DVSS ground:
  - Bypass capacitor for DVDD.
  - GPIO filter capacitor (if used). It can also connect to AVSS ground plane, if needed.
- CVSS ground:
  - Bypass capacitor for GPIOs, CVDD, TSREF, NEG5V, LDOIN, COMHP/N, and COMLP/N.
- REFHM ground:
  - Bypass capacitor for REFHP.
  - If possible, separate out REFHM from AVSS on the signal connection layer and re-connect REFHM to AVSS ground plane in the lower layer.

Even on a PCB layer that is mainly for signal routing, it is good practice to pour have a small island of ground pour if possible to provide a low-impedance ground, rather than simply a via through the ground trace to an lower ground plane.






Connect REFHM to AVSS

Figure 12-1. Grounding Layout Consideration

If multiple devices are placed on the same PCB, each device must have its own ground plane with proper layout clearance.







## 12.1.2 Bypass Capacitors for Power Supplies and Reference

The bypass capacitors of the following pins must be placed as close to the device pins as possible to ensure proper performance, especially for the REFHP capacitor.

• REFHP, BAT, LDOIN, AVDD, DVDD, CVDD, TSREF, and NEG5V

### 12.1.3 Cell Voltage Sensing

Cell voltage sensing traces (VC pins and CB pins) must be placed in parallel with impedance matching. The balancing traces (CB pins) must be sized properly to carry the maximum balancing current and proper thermal performance for the application.

It is recommended to use separate cables, connect tabs, and PCB traces for the BAT pin and top VC pin connections. Same applies to AVSS and VC0 connections. This avoids the device current impact on the top and bottom cell voltage measurements.

If the same cable and connector tab is used for BAT/top VC pins connection and AVSS/VC0 pins connection, the PCB trace going to BAT/top VC pins and AVSS/VC0 pins must be separated at the connector tabs. Note the device current will still go through the cell to the PCB cable, which may introduce IR errors across the cable connection to the top and bottom cell measurements.

### 12.1.4 Daisy Chain Communication

It is important to have proper layout on the COMHP/N and COMLP/N circuits in order to have the best robust daisy chain communication.

- Keep differential traces as short as possible and as straight as possible. Minimize turns and avoid any looping on the traces.
- Keep the differential traces on the same layers. Run the trace in parallel with shielding and matching trace impedance.
- Place the isolation components close to the connectors.
- When using capacitive isolation, place the high-voltage capacitor of the COMxP/N pair (where x = H or L) close to each other along the parallel traces.
- Create a keep-out area (no other traces and no ground plane) around the daisy chain components in all PCB layers.






Figure 12-3. Daisy Chain Layout Consideration

## 12.2 Layout Example

This section presents the BQ79616-Q1 Evaluation Module (EVM) design as a layout example.

#### BQ79616-Q1, BQ79614-Q1, BQ79612-Q1 SLUSE81D – AUGUST 2020 – REVISED SEPTEMBER 2022

2022








Figure 12-4. Top Signal Layer





Daisy chain circuit components: Keepout area with no other traces or ground plans






Figure 12-6. ThIrd Layer with Single Ground Plane



## 13 Device and Documentation Support

## **13.1 Device Support**

## 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## **13.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **13.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 13.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
BQ79612PAPRQ1	ACTIVE	HTQFP	PAP	64	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	BQ79612	Samples
BQ79614PAPRQ1	ACTIVE	HTQFP	PAP	64	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	BQ79614	Samples
BQ79616PAPRQ1	ACTIVE	HTQFP	PAP	64	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	BQ79616	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ79612PAPRQ1	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
BQ79614PAPRQ1	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
BQ79616PAPRQ1	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Sep-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ79612PAPRQ1	HTQFP	PAP	64	1000	367.0	367.0	55.0
BQ79614PAPRQ1	HTQFP	PAP	64	1000	367.0	367.0	55.0
BQ79616PAPRQ1	HTQFP	PAP	64	1000	367.0	367.0	55.0

# **PAP 64**


10 x 10, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

HTQFP - 1.2 mm max height

QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **PAP0064F**

# **PACKAGE OUTLINE**

## PowerPAD<sup>™</sup> TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs.
- 4. Strap features may not be present.
- 5. Reference JEDEC registration MS-026.




# **PAP0064F**

# **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.




# **PAP0064F**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated