SCHS299B - APRIL 2000 - REVISED MARCH 2003

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable

description/ordering information

The 'AC163 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs

CD54AC163 F PACKAGE CD74AC163 E OR M PACKAGE (TOP VIEW)												
CLR (CLK (A (B (C (C (ENP (GND (1 2 3 4 5 6 7 8) 16 15 14 13 12 11 10 9	V _{CC} RCO Q _A Q _B Q _C Q _D ENT LOAD									

change, coincident with each other, when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

The counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is synchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to CLR to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP. ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15, with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These devices feature a fully independent clock circuit. Changes at control inputs (ENP. ENT. or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

т _А	PAC	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC163E	CD74AC163E
–55°C to 125°C	SOIC – M	Tube	CD74AC163M	AC163M
-55 C 10 125 C	30IC – M	Tape and reel	CD74AC163M96	ACTOSIN
	CDIP – F	Tube	CD54AC163F3A	CD54AC163F3A

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested ess otherwise noted. On all other products. production processing does not necessarily include testing of all pa

SCHS299B - APRIL 2000 - REVISED MARCH 2003


FUNCTION TABLE												
		IN	IPUTS	OUT	PUTS	FUNCTION						
CLR	CLK	ENP	ENT	LOAD	A,B,C,D	Qn	RCO	FUNCTION				
L	\uparrow	Х	Х	Х	Х	L	L	Reset (clear)				
h	\uparrow	Х	Х	I	I	L	L	Parallel load				
h	\uparrow	Х	Х	I	h	Н	Note 1	Farallerioau				
h	\uparrow	h	h	h	Х	Count	Note 1	Count				
h	Х	I	Х	h	Х	q _n	Note 1	Inhibit				
h	Х	Х	1	h	Х	q _n	L					

H = high level, L = low level, X = don't care, h = high level one setup time prior to the CLK low-to-high transition, I = low level one setup time prior to the CLK low-to-high transition, q = the state of the referenced output prior to the CLK low-to-high transition, and \uparrow = CLK low-to-high transition.

NOTE 1: The RCO output is high when ENT is high and the counter is at terminal count (HHHH).



SCHS299B - APRIL 2000 - REVISED MARCH 2003




logic diagram (positive logic)

[†] For simplicity, routing of complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.




SCHS299B - APRIL 2000 - REVISED MARCH 2003

logic symbol, each D/T flip-flop



logic diagram, each D/T flip-flop (positive logic)



[†] The origins of $\overline{\text{LD}}$ and $\overline{\text{CK}}$ are shown in the logic diagram of the overall device.




SCHS299B - APRIL 2000 - REVISED MARCH 2003

typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (synchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





SCHS299B - APRIL 2000 - REVISED MARCH 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 2)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 2)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): E package	
M package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			T _A = 2	25°C	–55°C to 125°C		–40°C to 85°C		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
VCC	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V	
		V _{CC} = 1.5 V	1.2		1.2		1.2			
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85		3.85			
		V _{CC} = 1.5 V		0.3		0.3		0.3		
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9		0.9) V	
		V _{CC} = 5.5 V		1.65		1.65		0.3 0.9 1.65 VCC VCC -24 24		
VI	Input voltage		0	VCC	0	VCC	0	VCC	V	
٧O	Output voltage		0	VCC	0	VCC	0	VCC	V	
IOH	High-level output current			-24		-24		-24	mA	
IOL	Low-level output current			24		24		24	mA	
A#/A	Innut transition rise or fall rate	V _{CC} = 1.5 V to 3 V		50		50		50		
$\Delta t / \Delta v$	Input transition rise or fall rate $V_{CC} = 3.6 \text{ V to }$			20		20		20	ns	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCHS299B - APRIL 2000 - REVISED MARCH 2003

PARAMETER	TEST CON	Vcc	T _A = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT	
				MIN MA	XN	MIN	MAX	MIN	MAX	
			1.5 V	1.4		1.4		1.4		
		I _{OH} = -50 μA	3 V	2.9		2.9		2.9		
			4.5 V	4.4		4.4		4.4		
Vон	$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		V
		I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V	-	3	.85		-		
		I _{OH} = -75 mA†	5.5 V	-		-		3.85		
			1.5 V	0	.1		0.1		0.1	
		I _{OL} = 50 μA	3 V	0	.1		0.1		0.1	
			4.5 V	0	.1		0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	I _{OL} = 12 mA	3 V	0.3	86		0.5		0.44	V
		I _{OL} = 24 mA	4.5 V	0.3	86		0.5		0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V		-		1.65		-	
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V		-		-		1.65	
lj	$V_I = V_{CC} \text{ or } GND$		5.5 V	±0	.1		±1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	I ^O = 0	5.5 V		8		160		80	μA
Ci					0		10		10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.



SCHS299B - APRIL 2000 - REVISED MARCH 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vcc	–55° 125		–40°C to 85°C		UNIT	
				MIN	MAX	MIN	MAX		
			1.5 V		7		8		
fclock	Clock frequency		$3.3~\text{V}\pm0.3~\text{V}$		64		73	MHz	
			$5~V\pm0.5~V$		90		103		
			1.5 V	69		61			
tw	Pulse duration	CLK high or low	$3.3~\text{V}\pm0.3~\text{V}$	7.7		6.8		ns	
			$5~V\pm0.5~V$	5.5		4.8			
			1.5 V	63		55			
		A, B, C, or D	$3.3~\text{V}\pm0.3~\text{V}$	7		6.1			
			$5~V\pm0.5~V$	5		4.4			
			1.5 V	63		55			
		ENP or ENT	$3.3~\text{V}\pm0.3~\text{V}$	9.6		8.2		ns	
	Cotum time, hotore OLKA		$5~V\pm0.5~V$	5		4.4			
t _{su}	Setup time, before CLK [↑]		1.5 V	75		66			
		LOAD low	$3.3~V\pm0.3~V$	8.4		7.4			
			$5~V\pm0.5~V$	6		5.3			
			1.5 V	75		66			
		CLR inactive	$3.3~V\pm0.3~V$	8.4		7.4			
			$5~V\pm0.5~V$	6		MIN MAX 8 73 103 103 61 6 6.8 6 5.5 6.1 6.5 6 4.4 6 5.5 6.2 4.4 6 7.4 5.3 666 6			
			1.5 V	0		0			
		A, B, C, or D	$3.3~V\pm0.3~V$	0		0			
			$5~V\pm0.5~V$	0		0		1	
			1.5 V	0		0			
		ENP or ENT	$3.3~\text{V}\pm0.3~\text{V}$	0		0			
			$5~V\pm0.5~V$	0		0			
th	Hold time, after CLK↑		1.5 V	0		0		ns	
		LOAD low	$3.3~\text{V}\pm0.3~\text{V}$	0		0			
			$5~V\pm0.5~V$	0		0			
			1.5 V	0		0			
		CLR inactive	3.3 V \pm 0.3 V	0		0			
			$5 \text{ V} \pm 0.5 \text{ V}$	0		0			



SCHS299B - APRIL 2000 - REVISED MARCH 2003

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)		Vcc	–55°C to 125°C		–40°C to 85°C		UNIT
	(INFOT)	$\begin{tabular}{ c c c c c } & & V_{CC} & $125^{\circ}C$ & $$$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$$	MIN	MAX				
			1.5 V	7		8		
fmax			$3.3~\text{V}\pm0.3~\text{V}$	64		73		MHz
			$5~\text{V}\pm0.5~\text{V}$	90		103		
	CLK		1.5 V	-	209	-	190	-
		RCO	$3.3~\text{V}\pm0.3~\text{V}$	6	23.4	6	21	
			$5~V\pm0.5~V$	4.3	16.7	4.3	15.2	
			1.5 V	-	207	-	188	
^t pd		Any Q	$3.3~\text{V}\pm0.3~\text{V}$	5.9	23.1	5.9	21	ns
			$5~V\pm0.5~V$	4.2	16.5	4.2	15	
			1.5 V	-	129	-	117	
	ENT	RCO	$3.3~\text{V}\pm0.3~\text{V}$	3.6	14.4	3.7	13.1	
			$5~V\pm0.5~V$	2.6	10.3	2.7	9.4	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	66	pF



SCHS299B - APRIL 2000 - REVISED MARCH 2003



PARAMETER MEASUREMENT INFORMATION

- D. For clock inputs, fmax is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLH} and t_{PHL} are the same as t_{pd} .
- G. tPZL and tPZH are the same as ten.
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
CD54AC163F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54AC163F3A	Samples
CD74AC163E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC163E	Samples
CD74AC163M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC163M	Samples
CD74AC163M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC163M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC163, CD74AC163 :

• Catalog : CD74AC163

• Military : CD54AC163

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC163M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC163M96	SOIC	D	16	2500	340.5	336.1	32.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74AC163E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC163E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC163M	D	SOIC	16	40	507	8	3940	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated