3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

FEATURES

- Low-Output Skew for Clock-Distribution and **Clock-Generation Applications**
- Operates at 3.3-V V_{CC}
- **Distributes One Clock Input to Six Outputs**
- One Select Input Configures Three Outputs to **Operate at One-Half or Double the Input** Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, **High-Speed Microprocessor**
- **Negative-Edge-Triggered Clear for Half-Frequency Outputs**
- **TTL-Compatible Inputs and Outputs**
- **Outputs Drive 50- Ω Parallel-Terminated** Transmission Lines
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and Ground Pins Reduce **Switching Noise**
- Packaged in Plastic 28-Pin Shrink Small **Outline Package**

DESCRIPTION

The CDC536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with synchronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC536 operates at 3.3-V V_{CC} and is designed to drive a 50-W transmission line.

The feedback input (FBIN) is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL) input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cvcle at the input clock.

Output-enable (\overline{OE}) is provided for output control. When \overline{OE} is high, the outputs are in the high-impedance state. When \overline{OE} is low, the outputs are active. TEST is used for factory testing of the device and can be use to bypass the PLL. TEST should be strapped to GND for normal operation.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC-IIB is a trademark of Texas Instruments.

(TOP VIEW)										
AV _{CC} AGND CLKIN SEL GND 1Y1 V _{CC} GND 1Y2 V _{CC} GND 1Y3 V _{CC}	2 3 4 5 6 7 8 9 10 11 12 13	28 AV _{CC} 27 AGND 26 FBIN 25 TEST 24 CLR 23 V _{CC} 22 2Y1 21 GND 20 V _{CC} 19 2Y2 18 GND 17 V _{CC} 16 2Y3 15 GND								

DB OR DL PACKAGE



Unlike many products containing PLLs, the CDC536 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC536 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback signals. Such changes occur upon change of the select inputs, enabling the PLL via TEST, and upon enable of all outputs via \overline{OE} .

The CDC536 is characterized for operation from 0°C to 70°C.

DETAILED DESCRIPTION OF OUTPUT CONFIGURATIONS

The voltage-controlled oscillator (VCO) in the CDC536 has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the CDC536 outputs. The output of the VCO is divided by two and by four to provide reference frequencies with a 50% duty cycle of one-half and one-fourth the VCO frequency. The SEL0 and SEL1 inputs determine which of the two signals are buffered to each bank of device outputs.

One device output must be externally wired to FBIN to complete the PLL. The VCO operates such that the frequency of this output matches that of the CLKIN signals. In the case that a VCO/2 output is wired to FBIN, the VCO must operate at twice the CLKIN frequency, resulting in device outputs that operate at the same or one-half the CLKIN frequency. If a VCO/4 output is wired to FBIN, the device outputs operate at the same or twice the CLKIN frequency.

Output Configuration A

Output configuration A is valid when any output configured as a $1 \times$ frequency output in Table 1 is fed back to the FBIN input. The input frequency range for the CLKIN input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as $1/2 \times$ outputs operate at half the CLKIN frequency, while outputs configured as $1 \times$ outputs operate at the same frequency as the CLKIN input.

INPUTS	OUTPUTS						
SEL	1/2× FREQUENCY	1× FREQUENCY					
L	None	All					
н	1Yn	2Yn					

Table 1. Output Configuration A


Output Configuration B

Output configuration B is valid when any output configured as a $1\times$ frequency output in Table 2 is fed back to FBIN. The input frequency range for the CLKIN input is 25 MHz to 50 MHz when using output configuration B. Outputs configured as $1\times$ outputs operate at the CLKIN frequency, while outputs configured as $2\times$ outputs operate at double the frequency of the CLKIN input.

Table 2. Output Configuration B

INPUTS	OUTPUTS						
SEL	1× 22 FREQUENCY FREQU						
L	All	None					
Н	1Yn	2Yn					

FUNCTIONAL BLOCK DIAGRAM





FUNCTIONAL BLOCK DIAGRAM (continued)

Terminal Functions

TERMINAL		1/0	DESCRIPTION
NAME	NO.	0	DESCRIPTION
CLKIN	3	I	Clock input. CLKIN provides the clock signal to be distributed by the CDC536 clock-driver circuit. CLKIN is used to provide the reference signal to the integrated phase-lock loop that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase in order for the phase-lock loop to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the phase-lock loop to phase lock the feedback signal to its reference signal.
CLR	24	I	CLR is used for testing purposes only. Connect CLR to GND for normal operation.
FBIN	26	Ι	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the six clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and differential CLKIN inputs.
OE	5	I	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are in the high-impedance state. Since the feedback signal for the phase-lock loop is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the phase-lock loop obtains phase lock.
SEL	4	I	Output configuration select. SEL selects the output configuration for each output bank (e.g. $1\times$, $1/2\times$, or $2\times$).(see Tables 1 and 2).
TEST	25	I	TEST is used to bypass the phase-lock loop circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be grounded for normal operation.
1Y1-1Y3	7, 10, 13	ο	These outputs are configured by SEL to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on SEL. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal.
2Y1-2Y3	22, 19, 16	0	These outputs transmit one-half the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of the CLKIN signal.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		UNIT				
Supply voltage range, V _{CC}		-0.5 V to 4.6 V				
Input voltage range, V _I (see ⁽²⁾)						
Voltage range applied to any output in the high state or power-c	-0.5 V to 5.5 V					
Current into any output in the low state, I _O	64 mA					
Input clamp current, I _{IK} (V _I < 0)	-20 mA					
Output clamp current, I _{OK} (V _O < 0)		-50 mA				
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see ⁽³⁾):	DB package	0.68 W				
	DL package	0.7 W				
Operating free-air temperature range, T _A		0°C to 70°C				
Storage temperature range, T _{stg}		-65°C to 150°C				

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(3) The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

RECOMMENDED OPERATING CONDITIONS (SEE (1))

		MIN	MAX	UNIT
V _{CC}	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
I _{OH}	High-level output current		32	mA
I _{OL}	Low-level output current		32	mA
T _A	Operating free-air temperature	0	70	°C

(1) Unused inputs must be held high or low.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	T _A = 25°C	UNIT			
FARAMETER	1231 (MIN MAX	UNIT			
V _{IK}	$V_{CC} = 3 V,$	l _l = -18 mA		1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{(1)},$ $I_{OH} = -100 \ \mu A$		V _{CC} -0.2	v		
V _{OH}	$V_{\rm CC} = 3 \text{ V},$	I _{OH} = -32 mA		2	v	
N/	$V_{CC} = 3 V,$	I _{OL} = 100 μA		0.2	v	
V _{OL}	$V_{CC} = 3 \text{ V},$ $I_{OL} = 32 \text{ mA}$				v	
	$V_{CC} = 0$ or MAX ⁽¹⁾ ,		±10			
l II	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		±1	μA	
I _{OZH}	V _{CC} = 3.6 V,	$V_0 = 3 V$		10	μA	
I _{OZL}	V _{CC} = 3.6 V,	$V_0 = 0$		10	μA	
			Outputs high	2		
I _{CC}	V_{CC} = 3.6 V, I_{O} = 0, V_{I} = V_{CC} or GND		Outputs low			
		2	1			
C _i	$V_1 = V_{CC}$ or GND			6	pF	
Co	$V_{O} = V_{CC}$ or GND			9	pF	

(1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

TIMING REQUIREMENTS

over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
4	Clock frequency	When VCO is operating at four times the CLKIN frequency	25	50	MHz
clock	Clock frequency	When VCO is operating at double the CLKIN frequency	50 100		
	Input clock duty cycle		40%	60%	
		After SEL		50	
	Stabilization time ⁽¹⁾	After OE↓		50	
Stabiliz	Stabilization time (*)	After power up		50	μs
		After CLKIN		50	

(1) Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.



SWITCHING CHARACTERISTICS


over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (see ⁽¹⁾ and Figure 1 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f _{max}			100		MHz
Duty cycle		Y	45%	55%	
t _{phase error} ⁽²⁾	CLKIN↑	Y	500	+500	ps
Jitter _(pk-pk)	CLKIN↑	Y		200	ps
t _{sk(0)} ⁽²⁾				0.5	ns
t _{sk(pr)}				1	ns
t _r				1.4	ns
t _f				1.4	ns

(1) The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

(2) The propagation delay, $t_{phase error}$, is dependent on the feedback path from any output to FBIN. The $t_{phase error}$, $t_{sk(o)}$, and $t_{sk(pk)}$ specifications are only valid for equal loading of all outputs.

PARAMETER MEASUREMENT INFORMATION




- A. NOTES: . C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 100 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_r \leq 2.5 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)




- A. NOTES: . Output skew, $t_{sk(o)}\text{, is calculated as the greater of:}$
 - The difference between the fastest and slowest of $t_{\text{phase error }n}$ (n = 1, 2, \ldots 6)
 - The difference between the fastest and slowest of $t_{phase error n}$ (n = 7, 8, 9)
- B. Process skew, $t_{sk(pr)}$, is calculated as the greater of:
 - The difference between the maximum and minimum t_{phase error n} (n = 1, 2, ... 6) across multiple devices under identical operating conditions.
 - The difference between the maximum and minimum t_{phase error n} (n = 7, 8, 9) across multiple devices under identical operating conditions.

Figure 2. Skew Waveforms and Calculations



PARAMETER MEASUREMENT INFORMATION (continued)



- A. NOTES: . Output skew, $t_{sk(o)}$, is calculated as the greater of:
 - The difference between the fastest and slowest of $t_{phase \ error \ n}$ (n = 10, 11, . . . 15)
- B. Process skew, $t_{sk(pr)}$, is calculated as the greater of:
 - The difference between the maximum and minimum t_{phase error n} (n = 10, 11, ... 15) across multiple devices under identical operating conditions.

Figure 3. Waveforms for Calculation of $t_{sk(o)}$ and $t_{sk(pr)}$



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CDC536DB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536	Samples
CDC536DBG4	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536	Samples
CDC536DBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC536	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC536DBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC536DBR	SSOP	DB	28	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CDC536DB	DB	SSOP	28	50	530	10.5	4000	4.1
CDC536DBG4	DB	SSOP	28	50	530	10.5	4000	4.1


DB0028A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0028A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0028A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated