

Order

Now



CDCS504-Q1

SCAS951 - APRIL 2017

CDCS504-Q1 Clock Buffer and Clock Multiplier

Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following Results:
 - Device Temperature Grade 2: -40°C to 105°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C3B
- Part of a Family of Easy-to-Use Clock Generator Devices
- Clock Multiplier With Selectable Output Frequency
- Frequency Multiplication Selectable Between x1 or x4 With One External Control Pin
- Output Disable Through Control Pin
- Single 3.3-V Device Power Supply
- Wide Temperature Range: -40°C to 105°C
- Low Space Consumption 8-Pin TSSOP Package
- Create a Custom Design Using the CDCS504-Q1 With the WEBENCH[®] Power Designer

2 Applications

Automotive Applications Requiring Clock Multiplication

3 Description

Tools &

Software

The CDCS504-Q1 device is a LVCMOS input clock buffer with selectable frequency multiplication.

Support &

Community

20

The CDCS504-Q1 has an output enable pin.

The device accepts a 3.3-V LVCMOS signal at the input.

The input signal is processed by a phased-locked loop (PLL), whose output frequency is either equal to the input frequency or multiplied by the factor of four.

By this, the device can generate output frequencies between 2 MHz and 108 MHz.


A separate control pin can be used to enable or disable the output. The CDCS504-Q1 device operates in a 3.3-V environment.

It is characterized for operation from -40°C to 105°C and is available in an 8-pin TSSOP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCS504-Q1	TSSOP (8)	3.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2017, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	tures	. 1
2	Арр	lications	. 1
3	Des	cription	. 1
4	Rev	ision History	. 2
5	Pin	Configuration and Functions	. 3
6	Spe	cifications	. 3
	6.1	Absolute Maximum Ratings	. 3
	6.2	ESD Ratings	. 3
	6.3	Recommended Operating Conditions	. 4
	6.4	Thermal Information	. 4
	6.5	Electrical Characteristics - Device Characteristics.	. 4
	6.6	Typical Characteristics	. 5
7	Para	ameter Measurement Information	. 6
	7.1	Measurement Circuits	. 6
8	Deta	ailed Description	. 7
	8.1	Overview	. 7
	8.2	Functional Block Diagram	. 7

	8.3	Feature Description7
	8.4	Device Functional Modes7
9	Арр	lication and Implementation8
	9.1	Application Information
	9.2	Typical Application 8
10	Pow	ver Supply Recommendations
11	Lay	out9
	11.1	Layout Guidelines9
	11.2	Layout Example9
12	Dev	ice And Documentation Support 10
	12.1	Device Support 10
	12.2	Receiving Notification of Documentation Updates 10
	12.3	Community Resources 10
	12.4	Trademarks 10
	12.5	Electrostatic Discharge Caution 10
	12.6	Glossary 10
13		hanical, Packaging, and Orderable
	Info	mation 11


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2017	*	Initial release.



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.	TIPE	DESCRIPTION	
FS	5	I	Frequency multiplication selection, internal pullup	
GND	2, 3, 4	Ground	Ground	
IN	1	I	LVCMOS clock input	
OE	7	I	Output enable, internal pullup	
OUT	6	0	LVCMOS clock output	
VDD	8	Power	3.3-V power supply	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.5	4.6	V
V _{IN}	Input voltage	-0.5	4.6	V
V _{out}	Output voltage	-0.5	4.6	V
I _{IN}	Input current ($V_I < 0$, $V_I > V_{DD}$)		20	mA
l _{out}	Continuous output current		50	mA
TJ	Maximum junction temperature		125	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±1500	V
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	v	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

STRUMENTS

EXAS

6.3 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{DD}	Supply voltage		3	3.6	V
4		FS = 0	2	27	
f _{IN}	input frequency	Input frequency FS = 1	2	27	MHz
V _{IL}	Low-level input voltage I	VCMOS		$0.3 \times V_{DD}$	V
V _{IH}	High-level input voltage	LVCMOS	$0.7 \times V_{DD}$		V
VI	Input voltage threshold I	VCMOS	0.5 >	< V _{DD}	V
CL	Output load test LVCMC	S		15	pF
I _{OH} /I _{OL}	Output current			±12	mA
T _A	Operating free-air tempe	erature	-40	105	°C

6.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				CDCS504-Q1		
	THERM	AL METRIC ⁽²⁾		PW (TSSOP)	UNIT	
				8 PINS		
				179.9		
			Thermal Airflow (CFM) 0	149		
R _{0JA} Junction-to-ambient thermal	Lliah K	Thermal Airflow (CFM) 150	142			
	High K	Thermal Airflow (CFM) 250	138			
		Thermal Airflow (CFM) 500	132	°C/W		
	resistance		Thermal Airflow (CFM) 0	230		
		Low K	Thermal Airflow (CFM) 150	185		
			Thermal Airflow (CFM) 250	170		
			150			
				64.9		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	High K		65	°C/W	
	resistance	Low K		69		
$R_{\theta JB}$	Junction-to-board thermal resistance	ce .		108.7	°C/W	
ΨJT	VJT Junction-to-top characterization parameter			9	°C/W	
Ψјв					°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal I	resistance		n/a	°C/W	

 The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).
For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics – Device Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DD}	Device supply current	f _{in} = 3.072 MHz; FS = 1		24		mA
f Outrast fragman au	Output fraguancy	FS = 0	2		27	MHz
f _{OUT}	f _{OUT} Output frequency	FS = 1	8		108	MIL
I _{IH}	LVCMOS input current	$V_I = V_{DD}; V_{DD} = 3.6 V$			10	μA
IIL	LVCMOS input current	V ₁ = 0 V; V _{DD} = 3.6 V			-10	μA
		I _{OH} =0.1 mA	2.9			
V _{OH}	LVCMOS high-level output voltage	I _{OH} =8 mA	2.4			V
		I _{OH} =12 mA	2.2			

Electrical Characteristics – Device Characteristics (continued)


over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I _{OL} = 0.1 mA			0.1	
V _{OL}	LVCMOS low-level output voltage	I _{OL} = 8 mA			0.5	V
		I _{OL} = 12 mA			0.8	
I _{OZ}	High-impedance-state output current	OE = Low	-2		2	μA
t _{JIT(C-C)}	Cycle to cycle jitter ⁽¹⁾	f _{out} = 11.264 MHz; FS = 1, 10000 Cycles		144		ps
t _r	Rise time ⁽¹⁾	20%-80%		0.65		ns
t _f	Fall time ⁽¹⁾	20%-80%		0.55		ns
O _{dc}	Output duty cycle ⁽²⁾		45%		55%	

(1) Measured with Test Load, see Figure 4.

(2) Not production tested.

6.6 Typical Characteristics





7 Parameter Measurement Information

7.1 Measurement Circuits





Figure 4. Test Load



Copyright © 2017, Texas Instruments Incorporated

Figure 5. Load for 50- Ω Board Environment




8 Detailed Description

8.1 Overview

The CDCS504-Q1 is a LVCMOS clock buffer (x1 mode) or quadrupler (x4 mode). It integrates an internal PLL and generates a LVCMOS clock frequency range from 2 MHz to 108 MHz.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

The CDCS504-Q1 is qualified for automotive applications with AEC-Q100 test, which could support wide temperature range from -40°C to 105°C. The device is easy to use, only need single 3.3-V power supply. The output enable or disable mode, along with frequency multiplication, could be controlled by external controls pins.

8.4 Device Functional Modes

When pin 7 OE is in low, the CDCS504-Q1 outputs 3-state. When pin 7 OE is set in high, the device would output clocks, output frequency depends on pin 5 FS status. FS = high enables frequency ×4 mode. FS= low makes output frequency equal to input frequency. If no input clock is provided, it is recommended to set OE=low in order to avoid random clock pulses from the internal PLL at the outputs.

OE	FS	f _{OUT} /f _{IN}	f _{OUT} at f _{in} = 27 MHz
0	х	х	3-state
1	0	1	27 MHz
1	1	4	108 MHz

Table 1. Function Table

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CDCS504-Q1 is a clock buffer or multiplier for automotive amplifiers and infotainment. It is fit for the TAS6424-Q1, a four-channel, class-D, digital-input audio-amplifier, when the applications are without available MCLK. See Figure 6 for more details.

9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 6. Clock for Automotive Amplifiers

9.2.1 Design Requirements

The CDCS504-Q1 is supplied with a single-power 3.3 V. The device supports minimum input frequency to 2 MHz. For maximum input frequency, it is 32 MHz in x1 mode, and 27 MHz in x4 mode. The input clock is LVCMOS type and should satisfy requirements in the *Recommended Operating Conditions*.

9.2.2 Detailed Design Procedure

In some applications, the clock input for CDCS504-Q1 is not always presented. In case there is an unexpected clock output without clock input, TI recommends setting OE pin to low. When it gets clock input ready, set OE pin to high to get expected clock output. If the other application presents continuous clock input for CDCS504-Q1, the OE pin could be floated, internal pullup brings output enable, or an external pullup circuits could be used fixedly.

9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the CDCS504-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.




Typical Application (continued)

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.3 Application Curves



10 Power Supply Recommendations

The CDCS504-Q1 requires a 3.3-V supply.

11 Layout

11.1 Layout Guidelines

The CDCS504-Q1 only has typical 20-mA supply current, so there is no thermal design challenge. A 0.01-µF capacitor may be placed close to VDD pin as a bypass capacitor.

11.2 Layout Example




Figure 9. Layout Example



12 Device And Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the CDCS504-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCS504TPWRQ1	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	CS504Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCS504TPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CDCS504TPWRQ1	TSSOP	PW	8	2000	356.0	356.0	35.0	


PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.




PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated