











CSD16556Q5B

SLPS432C - NOVEMBER 2012-REVISED JANUARY 2015

# CSD16556Q5B 25-V N-Channel NexFET™ Power MOSFET

#### **Features**


- Extremely Low Resistance
- Ultralow Q<sub>q</sub> and Q<sub>qd</sub>
- Low Thermal Resistance
- Avalanche Rated
- Pb Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


## **Applications**

- Point-of-Load Synchronous Buck in Networking, Telecom, and Computing Systems
- Optimized for Synchronous FET Applications

### 3 Description

This 25 V, 0.9 m $\Omega$ , 5 x 6 mm SON NexFET<sup>TM</sup> power MOSFET is designed to minimize losses in synchronous rectification and other power conversion applications.





#### **Product Summary**

T <sub>A</sub> = 25°	С	TYPICAL V	UNIT		
$V_{DS}$	Drain-to-Source Voltage 25				
$Q_g$	Gate Charge Total (4.5 V) 36				
$Q_{gd}$	Gate Charge Gate-to-Drain	12	nC		
В	Drain-to-Source On-Resistance	V <sub>GS</sub> = 4.5 V	1.2	mΩ	
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = 10 V	0.9	mΩ	
V <sub>GS(th)</sub>	Threshold Voltage	1.4			

### Ordering Information(1)

Device	Media	Qty	Package	Ship
CSD16556Q5B	13-Inch Reel	2500	SON 5 x 6 mm	Tape and
CSD16556Q5BT	7-Inch Reel	250	Plastic Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	25	V
$V_{GS}$	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	100	
I <sub>D</sub>	Continuous Drain Current (Silicon limited), $T_C = 25^{\circ}C$	263	Α
	Continuous Drain Current <sup>(1)</sup>	40	Α
$I_{DM}$	Pulsed Drain Current <sup>(2)</sup>	400	Α
D	Power Dissipation <sup>(1)</sup>	3.2	W
$P_D$	Power Dissipation, T <sub>C</sub> = 25°C	191	VV
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D$ = 103 A, L = 0.1 mH, $R_G$ = 25 $\Omega$	530	mJ

- (1) Typical  $R_{\theta JA}=40^{\circ} C/W$  on 1-inch $^2$  (6.45-cm $^2$ ), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.
- (2) Max  $R_{\theta JC} = 1.3$ °C/W, Pulse duration  $\leq 100 \ \mu s$ , duty cycle  $\leq 1\%$

#### **Gate Charge**





# **Table of Contents**

2 3 4 5	Features         1           Applications         1           Description         1           Revision History         2           Specifications         3           5.1 Electrical Characteristics         3           5.2 Thermal Information         3           5.3 Typical MOSFET Characteristics         4	6.1 Trademarks  6.2 Electrostatic Discharge Caution  6.3 Glossary  Mechanical, Packaging, and Orderable Information  7.1 Q5B Package Dimensions  7.2 Recommended PCB Pattern  7.3 Recommended Stencil Pattern  7.4 Q5B Tape and Reel Information
6	Device and Documentation Support7	7.4 QOD Tape and Neel Information

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2013) to Revision C	Page
Added part number to title	1
Added 7 inch reel in Ordering Information	1
Increase max pulsed current to 400 A	1
Added line for max power dissipation with case temperature held to 25°C	1
Updated pulsed current conditions	1
Updated Figure 1 to a normalized R <sub>eJC</sub> curve	4
Updated the SOA in Figure 10	6
Updated the mechanical drawing and dimensions table	8
Changes from Revision A (December 2012) to Revision B	Page
Changed g <sub>fs</sub> , Transconductance TYP value From: 2 S To: 191 S	3
Changes from Original (November 2012) to Revision A	Page
Changed the device from product preview to: Production	1

Submit Documentation Feedback



# 5 Specifications

#### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>DS</sub> = 250 μA	25			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V			1	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{DS} = 250 \mu A$	1.2	1.4	1.7	V
n	Dunin to Course On Bonistenes	V <sub>GS</sub> = 4.5 V, I <sub>DS</sub> = 30 A		1.2	1.5	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>DS</sub> = 30 A		0.9	1.07	mΩ
$g_{fs}$	Transconductance	V <sub>DS</sub> = 15 V, I <sub>DS</sub> = 30 A		191		S
DYNAMI	C CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance			4750	6180	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, $ f = 1 MHz		2270	2950	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	) = 11VII 12		220	280	pF
R <sub>G</sub>	Series Gate Resistance			0.7	1.4	Ω
Qg	Gate Charge Total (4.5 V)			36	47	nC
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	V 45.V I 00.A		12		nC
Q <sub>gs</sub>	Gate Charge Gate-to-Source	V <sub>DS</sub> = 15 V, I <sub>DS</sub> = 30 A		11		nC
Q <sub>g(th)</sub>	Gate Charge at Vth			7		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V		45		nC
t <sub>d(on)</sub>	Turn On Delay Time			17		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V,		34		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 30 \text{ A,R}_{G} = 2 \Omega$		25		ns
$t_f$	Fall Time			13		ns
DIODE C	CHARACTERISTICS				<u>"</u>	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 30 A, V <sub>GS</sub> = 0 V		0.8	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V 45 V 1 00 A 3'/4' 000 A /		84		nC
t <sub>rr</sub>	Reverse Recovery Time	$V_{DD}$ = 15 V, I <sub>F</sub> = 30 A, di/dt = 300 A/µs		41		ns

### 5.2 Thermal Information

(T<sub>A</sub> = 25°C unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance <sup>(1)</sup>			1.3	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance (1)(2)			50	C/VV

<sup>(1)</sup> R<sub>θJC</sub> is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches x 1.5-inches (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.


(2) Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu.

Product Folder Links: CSD16556Q5B






Max  $R_{\theta JA} = 50^{\circ} C/W$  when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max  $R_{\theta JA} = 125^{\circ}\text{C/W}$  when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

# 5.3 Typical MOSFET Characteristics

(T<sub>A</sub> = 25°C unless otherwise stated)





Submit Documentation Feedback



## **Typical MOSFET Characteristics (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)








Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature


Product Folder Links: CSD16556Q5B

Figure 7. On-State Resistance vs Gate-to-Source Voltage



## **Typical MOSFET Characteristics (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area (SOA)






Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



# 6 Device and Documentation Support

### 6.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD16556Q5B



## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 Q5B Package Dimensions




DIM	MILLIMETERS							
DIIVI	MIN	NOM	MAX					
Α	0.80	1.00	1.05					
b	0.36	0.41	0.46					
С	0.15	0.20	0.25					
c1	0.15	0.20	0.25					
c2	0.20	0.25	0.30					
D1	4.90	5.00	5.10					
D2	4.12	4.22	4.32					
D3	3.90	4.00	4.10					
d	0.20	0.25	0.30					
d1		0.085 TYP						
d2	0.319	0.369	0.419					
E	4.90	5.00	5.10					
E1	5.90	6.00	6.10					
E2	3.48	3.58	3.68					
е		1.27 TYP						
Н	0.36	0.46	0.56					
L	0.46	0.56	0.66					
L1	0.57	0.67	0.77					
θ	0°	_	_					
K		1.40 TYP						

Submit Documentation Feedback




#### 7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

#### 7.3 Recommended Stencil Pattern




Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



### 7.4 Q5B Tape and Reel Information



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Submit Documentation Feedback



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16556Q5B	ACTIVE	VSON-CLIP	DNK	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16556	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated