

DS90LV018A 3V LVDS Single CMOS Differential Line Receiver

Check for Samples: DS90LV018A

FEATURES

- >400 Mbps (200 MHz) Switching Rates ٠
- 50 ps Differential Skew (Typical)
- 2.5 ns Maximum Propagation Delay •
- 3.3V Power Supply Design
- **Flow-Through Pinout**
- Power Down High Impedance on LVDS Inputs
- Low Power Design (18mW @ 3.3V Static)
- Interoperable with Existing 5V LVDS Networks
- Accepts Small Swing (350 mV Typical) **Differential Signal Levels**
- Supports Open, Short and Terminated Input Fail-Safe
- Conforms to ANSI/TIA/EIA-644 Standard
- Industrial Temperature Operating Range - (-40°C to +85°C)
- Available in SOIC Package

Connection Diagram

DESCRIPTION

The DS90LV018A is a single CMOS differential line receiver designed for applications requiring ultra low power dissipation, low noise and high data rates. The device is designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90LV018A accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver also supports open, shorted and terminated (100 Ω) input fail-safe. The receiver output will be HIGH for all failsafe conditions. The DS90LV018A has a flow-through design for easy PCB layout.

The DS90LV018A and companion LVDS line driver provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.





Figure 1. SOIC See Package Number D (R-PDSO-G8)

Functional Diagram



Truth Table

INPUTS	OUTPUT
[R _{IN} +] – [R _{IN} –]	R _{out}
$V_{ID} \ge 0.1V$	Н
$V_{ID} \leq -0.1V$	L
Full Fail-safe OPEN/SHORT or Terminated	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

DS90LV018A

SNLS014D-JUNE 1998-REVISED APRIL 2013

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾

-0.3V to +4V
-0.3V to +3.9V
-0.3V to (V _{CC} + 0.3V)
1025 mW
8.2 mW/°C above +25°C
−65°C to +150°C
+260°C
+150°C
≥ 7 kV
≥ 500 V
· · · ·

(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be specified. They are not meant to imply that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	+3.0	+3.3	+3.6	V
Receiver Input Voltage	GND		3.0	V
Operating Free Air				
Temperature (T _A)	-40	25	+85	°C

SNLS014D-JUNE 1998-REVISED APRIL 2013

Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1)(2)

Symbol	Parameter		Conditions	Pin	Min	Тур	Max	Units
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V, 0V,	3V ⁽³⁾	R _{IN} +,			+100	mV
V _{TL}	Differential Input Low Threshold			R _{IN} -	-100			mV
I _{IN}	Input Current	V _{IN} = +2.8V	√ _{CC} = 3.6V or 0V		-10	±1	+10	μΑ
		$V_{IN} = 0V$			-10	±1	+10	μΑ
		V _{IN} = +3.6V	$V_{\rm CC} = 0V$		-20		+20	μΑ
V _{OH}	Output High Voltage	I _{OH} = −0.4 mA, V _{ID} = +200 mV		R _{OUT}	2.7	3.1		V
		I _{OH} = −0.4 mA, In	$I_{OH} = -0.4$ mA, Inputs terminated		2.7	3.1		V
		I _{OH} = −0.4 mA, In		2.7	3.1		V	
V _{OL}	Output Low Voltage	$I_{OL} = 2 \text{ mA}, V_{ID} =$	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$			0.3	0.5	V
I _{OS}	Output Short Circuit Current	$V_{OUT} = 0V^{(4)}$			-15	-50	-100	mA
V _{CL}	Input Clamp Voltage	I _{CL} = −18 mA			-1.5	-0.8		V
I _{CC}	No Load Supply Current	Inputs Open		V _{CC}		5.4	9	mA

(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified (such as V_{ID}).

All typicals are given for: $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$. V_{CC} is always higher than R_{IN} + and R_{IN} - voltage. R_{IN} + and R_{IN} - are allowed to have voltage range -0.05V to +3.05V. V_{ID} is not allowed (3) to be greater than 100 mV when $V_{CM} = 0V$ or 3V.

Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted (4) at a time, do not exceed maximum junction temperature specification.

Switching Characteristics

 $V_{CC} = +3.3V \pm 10\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C^{(1)(2)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHLD}	Differential Propagation Delay High to Low	C _L = 15 pF	1.0	1.6	2.5	ns
t _{PLHD}	Differential Propagation Delay Low to High	V _{ID} = 200 mV	1.0	1.7	2.5	ns
t _{SKD1}	Differential Pulse Skew t _{PHLD} - t _{PLHD} ⁽³⁾	(Figure 2 and Figure 3)	0	50	400	ps
t _{SKD3}	Differential Part to Part Skew ⁽⁴⁾		0		1.0	ns
t _{SKD4}	Differential Part to Part Skew ⁽⁵⁾		0		1.5	ns
t _{TLH}	Rise Time			325	800	ps
t _{THL}	Fall Time			225	800	ps
f _{MAX}	Maximum Operating Frequency ⁽⁶⁾		200	250		MHz

(1) C_L includes probe and jig capacitance.

Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_{O} = 50\Omega$, t_{r} and t_{f} (0% to 100%) \leq 3 ns for R_{IN}. (2)

t_{SKD1} is the magnitude difference in differential propagation delay time between the positive-going-edge and the negative-going-edge of (3) the same channel.

t_{SKD3}, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices (4) at the same V_{CC} and within 5°C of each other within the operating temperature range.

(5) t_{SKD4}, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over the recommended operating temperature and voltage ranges, and across process distribution. t_{SKD4} is defined as |Max - Min| differential propagation delay.

 f_{MAX} generator input conditions: $t_r = t_f < 1$ ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35V peak to peak). Output criteria: (6)60%/40% duty cycle, V_{OL} (max 0.4V), V_{OH} (min 2.7V), load = 15 pF (stray plus probes).

TEXAS INSTRUMENTS

SNLS014D-JUNE 1998-REVISED APRIL 2013

PARAMETER MEASUREMENT INFORMATION




Figure 2. Receiver Propagation Delay and Transition Time Test Circuit




Figure 3. Receiver Propagation Delay and Transition Time Waveforms

TYPICAL APPLICATION




Figure 4. Point-to-Point Application

www.ti.com



SNLS014D-JUNE 1998-REVISED APRIL 2013

APPLICATION INFORMATION

General application guidelines and hints for LVDS drivers and receivers may be found in the following application notes: LVDS Owner's Manual (lit #550062-001), AN-808 (SNLA028), AN-1035 (SNOA355), AN-977 (SNLA166), AN-971 (SNLA165), AN-916 (SNLA219), AN-805 (SNOA233), AN-903 (SNLA034).

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 4. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of 100Ω . A termination resistor of 100Ω should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the driver output (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90LV018A differential line receiver is capable of detecting signals as low as 100 mV, over a \pm 1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift \pm 1V around this center point. The \pm 1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. The AC parameters of both receiver input pins are optimized for a recommended operating input voltage range of 0V to +2.4V (measured from each pin to ground). The device will still operate for receivers input voltages up to V_{CC}, but exceeding V_{CC} will turn on the ESD protection circuitry which will clamp the bus voltages.

POWER DECOUPLING RECOMMENDATIONS

Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended) 0.1μ F and 0.001μ F capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed circuit board will improve decoupling. Multiple vias should be used to connect the decoupling capacitors to the power planes. A 10μ F (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board between the supply and ground.

PC BOARD CONSIDERATIONS

Use at least 4 PCB board layers (top to bottom): LVDS signals, ground, power, TTL signals.

Isolate TTL signals from LVDS signals, otherwise the TTL signals may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers which are isolated by a power/ground plane(s).

Keep drivers and receivers as close to the (LVDS port side) connectors as possible.

DIFFERENTIAL TRACES

Use controlled impedance traces which match the differential impedance of your transmission medium (ie. cable) and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs should be < 10mm long). This will help eliminate reflections and ensure noise is coupled as commo-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.

Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result! (Note that the velocity of propagation, $v = c/E_r$ where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number of vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Copyright © 1998–2013, Texas Instruments Incorporated



Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

TERMINATION

Use a termination resistor which best matches the differential impedance or your transmission line. The resistor should be between 90Ω and 130Ω . Remember that the current mode outputs need the termination resistor to generate the differential voltage. LVDS will not work without resistor termination. Typically, connecting a single resistor across the pair at the receiver end will suffice.

Surface mount 1% - 2% resistors are the best. PCB stubs, component lead, and the distance from the termination to the receiver inputs should be minimized. The distance between the termination resistor and the receiver should be < 10mm (12mm MAX).

FAIL-SAFE FEATURE

The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

- 1. **Open Input Pins.** The DS90LV018A is a single receiver device. Do not tie the receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will ensure a HIGH, stable output state for open inputs.
- 2. Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a power-off condition, the receiver output will again be in a HIGH state, even with the end of cable 100Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable will offer better balance than flat ribbon cable.
- 3. **Shorted Inputs.** If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output will remain in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pull up and pull down resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pull up and pull down resistors should be in the $5k\Omega$ to $15k\Omega$ range to minimize loading and waveform distortion to the driver. The common-mode bias point should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry.

PROBING LVDS TRANSMISSION LINES

Always use high impedance (> $100k\Omega$), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing will give deceiving results.

CABLES AND CONNECTORS, GENERAL COMMENTS

When choosing cable and connectors for LVDS it is important to remember:

Use controlled impedance media. The cables and connectors you use should have a matched differential impedance of about 100Ω . They should not introduce major impedance discontinuities.

Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver.

For cable distances < 0.5M, most cables can be made to work effectively. For distances $0.5M \le d \le 10M$, CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive.



SNLS014D-JUNE 1998-REVISED APRIL 2013


Pin Descriptions

www.ti.com

Pin No.	Name	Description			
1	R _{IN} -	Inverting receiver input pin			
2	R _{IN} +	on-inverting receiver input pin			
7	R _{OUT}	Receiver output pin			
8	V _{CC}	Power supply pin, +3.3V \pm 0.3V			
5	GND	Ground pin			
3, 4, 6	NC	No connection			


Texas INSTRUMENTS


SNLS014D-JUNE 1998-REVISED APRIL 2013




8










9

TEXAS INSTRUMENTS

www.ti.com

SNLS014D-JUNE 1998-REVISED APRIL 2013



Page

TEXAS INSTRUMENTS

www.ti.com

SNLS014D-JUNE 1998-REVISED APRIL 2013

Changes from Revision C (April 2013) to Revision D

REVISION HISTORY

Changed layout of National Data Sheet to TI format
--



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
DS90LV018ATM	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	90LV0 18ATM	
DS90LV018ATM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	90LV0 18ATM	Samples
DS90LV018ATMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	90LV0 18ATM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV018ATMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV018ATMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
DS90LV018ATM	D	SOIC	8	95	495	8	4064	3.05
DS90LV018ATM	D	SOIC	8	95	495	8	4064	3.05
DS90LV018ATM/NOPB	D	SOIC	8	95	495	8	4064	3.05

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated