







Texas INSTRUMENTS

INA128, INA129 SBOS051F - OCTOBER 1995 - REVISED MAY 2022

INA12x Precision, Low-Power Instrumentation Amplifiers

1 Features

- Low offset voltage: 50 µV, maximum
- Low drift: 0.5 µV/°C, maximum
- Low input bias current: 5 nA, maximum
- Low noise: 8 nV/ \sqrt{Hz} , 0.2 μ Vpp ٠
- High CMR: 120 dB, minimum
- Bandwidth: 1.3 MHz (G = 1)•
- Inputs protected to ±40 V •
- Wide supply range: ±2.25 V to ±18 V •
- Low quiescent current: 700 µA
- Packages: 8-pin plastic DIP, SO-8

2 Applications

- Pressure transmitter
- Temperature transmitter
- Weigh scale •
- Electrocardiogram (ECG)
- Analog input module •
- Data acquisition (DAQ)

3 Description

The INA128 and INA129 (INA12x) are low-power, general-purpose instrumentation amplifiers that offer excellent accuracy. The versatile three op amp design and small size make these amplifiers an excellent choice for a wide range of applications. Currentfeedback input circuitry provides wide bandwidth even at high gain (200 kHz at G = 100).

A single external resistor sets any gain from 1 to 10,000. The INA128 provides an industry-standard gain equation with a 50-k Ω resistor. The INA129 gain equation uses a 49.4-k Ω resistor to allow for drop-in replacements of comparable devices.


The INA12x are available in plastic DIP and surfacemount packages, specified for the -40°C to +85°C temperature range. The INA128 is also available in a dual configuration, the INA2128.

The upgraded INA828 offers a lower input bias current (0.6 nA, max) and lower noise (7 nV/ \sqrt{Hz}) at the same quiescent current. See the Device Comparison Table for a selection of precision instrumentation amplifiers from Texas Instruments.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
INA128,	SOIC (8)	3.91 mm × 4.90 mm
INA129	PDIP (8)	6.35 mm × 9.81 mm

For all available packages, see the package option (1)addendum at the end of the data sheet.



Simplified Schematic





Table of Contents

1 Features1
2 Applications1
3 Description1
4 Revision History
5 Device Comparison Table4
6 Pin Configuration and Functions4
7 Specifications
7.1 Absolute Maximum Ratings5
7.2 ESD Ratings5
7.3 Recommended Operating Conditions5
7.4 Thermal Information5
7.5 Electrical Characteristics6
7.6 Typical Characteristics8
8 Detailed Description
8.1 Overview12
8.2 Functional Block Diagram12
8.3 Feature Description
8.4 Device Functional Modes13
9 Application and Implementation14

9.1 Application Information	14
9.2 Typical Application	
9.3 System Examples	
10 Power Supply Recommendations	
10.1 Low-Voltage Operation	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Device Support	22
12.2 Documentation Support	
12.3 Receiving Notification of Documentation Updates	22
12.4 Support Resources	22
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	23
12.7 Glossary	23
13 Mechanical, Packaging, and Orderable	
Information	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision E (April 2019) to Revision F (May 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added bandwidth and noise specifications in Features	1
•	Changed Applications to link to latest end-equipment solutions on ti.com	
•	Changed reference from INA819 to INA818 in Device Comparison Table	4
•	Added single supply specification to Absolute Maximum Ratings	5
•	Added note clarifying output short-circuit "to ground" in Absolute Maximum Ratings refers to short-circuit	it to
	V _S / 2	5
•	Added single supply specification to Recommended Operating Conditions	
•	Changed input common-mode voltage range specification from V – 2 to (V–) + 2 in <i>Recommended Ope Conditions</i>	erating <mark>5</mark>
•	Deleted INA128-HT and INA129-HT operating temperature specifications from <i>Recommended Operatir</i> <i>Conditions</i>	-
•	Added specified temperature range to Recommended Operating Conditions	5
•	Added $V_{REF} = 0 \text{ V}, V_{CM} = V_S / 2$, and G = 1 to "unless otherwise noted" conditions in <i>Electrical</i>	
	Characteristics and Typical Characteristics for clarity	6
•	Changed test condition for offset voltage drift specification in <i>Electrical Characteristics</i> from " $T_A = T_{MIN}$ to T_{MAX} " to " $T_A = -40^{\circ}$ C to +85°C" for clarity	6
•	Changed typical long-term stability specification from $\pm 0.1\pm 3/G \mu V/mo$ to $\pm 0.2\pm 3/G \mu V/mo$ in <i>Electrical Characteristics</i>	6
•	Changed common-mode voltage specification from $(V-) + 2 V$ minimum and $(V+) - 2 V$ minimum across	•••••
	rows to $(V-) + 2 V$ minimum and $(V+) - 2 V$ maximum across one row in <i>Electrical Characteristics</i>	
•	Deleted typical common-mode voltage specifications in <i>Electrical Characteristics</i>	
•	Added test condition of "R _S = 0 Ω " to safe input voltage specification in <i>Electrical Characteristics</i> for clar	
•	Added test condition of " $T_A = -40^{\circ}$ C to +85°C" to input bias current drift specification in <i>Electrical</i>	
	Characteristics for clarity.	6
•	Added test condition of " $T_A = -40^{\circ}$ C to +85°C" to input offset current drift specification in <i>Electrical</i>	-
	Characteristics for clarity.	6
•	Changed maximum gain error specification for INA128PA/UA and INA129PA/UA with G = 1 from ±0.019 to ±0.1% in <i>Electrical Characteristics</i>	% 6



Cnang	es from Revision B (February 2005) to Revision C (April 2015)	Page
Charry		Dawa
Cha	nged "±0.5±0/G" to "±0.5±20/G" in MAX column of Offset voltage RTI vs temperature row of <i>Electric</i> <i>racteristics</i>	cal
	ed top navigator icon for TI Reference Design	
Chang	es from Revision C (October 2015) to Revision D (January 2018)	Page
 Add 	ed Device Comparison Table	4
	ed information about the newer, upgraded INA828	
	es from Revision D (January 2018) to Revision E (April 2019)	Page
	ed Related Documentation links to Device and Documentation Support	
	nged Figures 9-10 and 9-11 to fix missing text	
	nged Figures 9-6, 9-7	
	ed more detailed guidance concerning REF pin in <i>Design Requirements</i>	
	nged Figure 9-1 to fix missing text and include reference voltage	
	nged values discussed in <i>Input Common-Mode Range</i> from typical input common-mode voltage rai es to maximum and minimum values	
	nged Figures 7-1, 7-3, 7-4, 7-9, 7-10, 7-11, 7-16, 7-17, 7-20, 7-21	
spe	cifications from <i>Electrical Characteristics</i>	
	eted redundant voltage range, operating temperature range, and specification temperature range	
•	respectively to 12 μs, 12 μs, and 12 μs, in <i>Electrical Characteristics</i>	6
	nged typical settling time specification for G = 1, G = 10, and G = 100 from 7 μ s, 7 μ s, and	
	nged typical slew rate specification from 4 V/µs to 1.2 V/µs in <i>Electrical Characteristics</i>	6
	nged typical bandwidth specification for G = 10 from 700 kHz to 640 kHz in <i>Electrical Characteristic</i>	
for o	larity	6
	ed test condition of "Continuous to V _S / 2" to short-circuit current specification in <i>Electrical Characte</i>	
	eted typical positive and negative output voltage swing specifications in <i>Electrical Characteristics</i>	
	ative" to "Negative output voltage swing" in <i>Electrical Characteristics</i>	
	nged parameter names from "Voltage - Positive" to "Positive output voltage swing" and from "Voltage	
• Add	ed test condition of "T _A = –40°C to +85°C" for gain drift in <i>Electrical Characteristics</i> for clarity	6

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and
	Implementation section, Power Supply Recommendations section, Layout section, Device and
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section1



5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA818	35-µV offset, 0.4-µV/°C V_{OS} drift, 8-nV/ \sqrt{Hz} noise, low-power, precision instrumentation amplifier		
INA821	35-µV offset, 0.4-µV/°C V_{OS} drift, 7-nV/ \sqrt{Hz} noise, high-bandwidth, precision instrumentation amplifier	G = 1 + 49.4 kΩ / RG	2, 3
INA828	50- μV offset, 0.5- $\mu V/^{\circ}C$ V_{OS} drift, 7-nV/ \sqrt{Hz} noise, low-power, precision instrumentation amplifier	umentation amplifier $I-\mu V/^{\circ}C V_{OS}$ drift, 1.8-V to 5-V, RRO, 50- $\mu A I_Q$, G = 1 + 100 kO / RG	
INA333	25-µV $V_{OS},$ 0.1-µV/°C V_{OS} drift, 1.8-V to 5-V, RRO, 50-µA $I_Q,$ chopper-stabilized INA		
PGA280	20-mV to $\pm 10\text{-V}$ programmable gain IA with 3-V or 5-V differential output; analog supply up to ± 18 V	Digital programmable	N/A
INA159	G = 0.2 V differential amplifier for \pm 10-V to 3-V and 5-V conversion	G = 0.2 V/V	N/A
PGA112	Precision programmable gain op amp with SPI	Digital programmable	N/A

6 Pin Configuration and Functions




Figure 6-1. D (8-Pin SOIC) and P (8-Pin PDIP) Packages, Top View

Table 6-1. Pin Functions

PIN		ТҮРЕ	DESCRIPTION	
NAME	NO.		DESCRIPTION	
REF	5	Input	Reference input. This pin must be driven by low impedance or connected to ground.	
R _G	1,8	_	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.	
V–	4	Power	egative supply	
V+	7	Power	Positive supply	
V _{IN-}	2	Input	Negative input	
V _{IN+}	3	Input	Positive input	
Vo	6	Output	Output	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V	Supply voltage	Dual supply, $V_S = (V+) - (V-)$		±18	V
Vs	Supply voltage	Single supply, $V_S = (V+) - 0 V$			v
	Analog input voltage			±40	V
	Output short-circuit ⁽²⁾		Continuous		
T _A	Operating temperature	9	-40	125	°C
	Junction temperature			150	°C
	Lead temperature (sol	dering, 10 s)		300	°C
T _{stg}	Storage temperature		-55	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to $V_S / 2$.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±50	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V	Cummhaualtana	Single-supply	4.5	30	36	V
Vs	Supply voltage	Dual-supply	±2.25	±15	±18	v
	Input common-mode voltage r	ange for V _O = 0 V	(V–) + 2		(V+) – 2	V
T _A	Specified temperature		-40		85	°C

7.4 Thermal Information

		INA	INA12x		
	THERMAL METRIC ⁽¹⁾		P (PDIP)	UNIT	
		8 PINS	8 PINS	-	
R _{θJA}	Junction-to-ambient thermal resistance	110	46.1	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	57	34.1	°C/W	
R _{θJB}	Junction-to-board thermal resistance	54	23.4	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	11	11.3	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	53	23.2	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, $V_{CM} = V_S$ / 2, and G = 1 (unless otherwise noted)

	PARAMETER	TES	T CONDITI	ONS	MIN	TYP	MAX	UNIT
INPUT								
.,	0		INA12xP, I	NA12xU		±10 ±100 / G	±50 ±500 / G	
V _{OS}	Offset voltage (RTI)	1 ≤ G ≤ 10000	INA12xPA	, INA12xUA		±25 ±100 / G	±125 ±1000 / G	μV
		T 1000 L 0500	INA12xP, I	NA12xU		±0.2 ±2 / G	±0.5 ±20 / G	24/20
	Offset voltage drift (RTI)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	INA12xPA	, INA12xUA		±0.2 ±5 / G	±1 ±20 / G	µV/°C
	Power-supply rejection		INA12xP, I	NA12xU		±0.2 ±20 / G	±1 ±100 / G	
PSRR	ratio (RTI)	$V_{S} = \pm 2.25 \text{ V to } \pm 18 \text{ V}$	INA12xPA	, INA12xUA			±2 ±200 / G	μV/V
	Long-term stability					±0.2 ±3 / G		µV/mo
	Input impedance	Differential				10 2		GΩ∥pF
	Input impedance	Common-mode				100 9		Gtz II br
V _{CM}	Common-mode voltage ⁽²⁾	V _O = 0 V			(V–) + 2		(V+) – 2	V
	Safe input voltage	R _S = 0 Ω					±40	V
			G = 1	INA12xP, INA12xU	80	86		
	Common-mode rejection ratio		0-1	INA12xPA, INA12xUA	73			
			G = 10	INA12xP, INA12xU	100	106		
CMRR		$\Delta R_{\rm S}$ = 1 kΩ, V _{CM} = ±13 V	G = 10	INA12xPA, INA12xUA	93			dB
CIVIER		$\Delta r s = r s 2, v c_{\rm M} = \pm 10 v$	G = 100	INA12xP, INA12xU	120	125		uБ
				INA12xPA, INA12xUA	110			
			G = 1000	INA12xP, INA12xU	120	130		
			0 - 1000	INA12xPA, INA12xUA	110			
INPUT E	BIAS CURRENT							
IB	Input bias current	INA12xP, INA12xU				±2	±5	nA
·в		INA12xPA, INA12xUA					±10	10.0
	Input bias current drift	$T_A = -40^{\circ}C$ to +85°C				±30		pA/°C
los	Input offset current	INA12xP, INA12xU				±1	±5	nA
.03		INA12xPA, INA12xUA					±10	nA
	Input offset current drift	$T_A = -40^{\circ}C$ to $+85^{\circ}C$				±30		pA/°C
NOISE			1					
			f = 10 Hz			10		nV/√ Hz
e _N	Voltage noise (RTI)	G = 1000, R _S = 0 Ω	f = 100 Hz			8		
		, ,	f = 1 kHz			8		
			f _B = 0.1 Hz	to 10 Hz		0.2		μV _{PP}
		f = 10 Hz				0.9		pA/√Hz
In	Current noise	f = 1 kHz				0.3		•
		f _B = 0.1 Hz to 10 Hz				30		рА _{РР}



7.5 Electrical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, R_L = 10 k Ω , V_{REF} = 0 V, V_{CM} = V_S / 2, and G = 1 (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT		
GAIN									
	O sin a nustion	INA128		1	+ (50 kΩ / R _G)				
	Gain equation	INA129		1+	· (49.4 kΩ / R _G)		V/V		
G	Gain			1		10000	V/V		
			INA12xP, INA12xU		±0.01	±0.024			
		G = 1	INA12xPA, INA12xUA			±0.1			
		0	INA12xP, INA12xU		±0.02	±0.4			
05		G = 10	INA12xPA, INA12xUA			±0.5			
GE	Gain error	0 100	INA12xP, INA12xU		±0.05	±0.5	%		
		G = 100	INA12xPA, INA12xUA			±0.7			
		0 1000	INA12xP, INA12xU		±0.5	±1			
		G = 1000	INA12xPA, INA12xUA			±2			
		- 4000 4 0500			±1	±10			
	Gain drift ⁽⁴⁾	$T_A = -40^{\circ}C$ to +85°C	50-kΩ or 49.4-kΩ resistance ⁽³⁾		±25	±100	ppm/°C		
			INA12xP, INA12xU		±0.0001	±0.001			
		G = 1, V _O = ±13.6 V	INA12xPA, INA12xUA			±0.002			
		0	INA12xP, INA12xU		±0.0003	±0.002			
	Gain nonlinearity ⁽¹⁾	G = 10	INA12xPA, INA12xUA			±0.004	04 % of FSF		
			INA12xP, INA12xU		±0.0005	±0.002			
		G = 100	INA12xPA, INA12xUA			±0.004			
		G = 1000	l.		±0.001				
Ουτρι	т								
	Positive output voltage swing			(V+) – 1.4			v		
	Negative output voltage swing			(V–) + 1.4			V		
CL	Load capacitance	Stable operation			1000		pF		
lsc	Short-circuit current	Continuous to V _S / 2			+6/-15		mA		
FREQI	JENCY RESPONSE				÷				
		G = 1			1.3		MHz		
BW	Dandwidth 2 dD	G = 10			640				
	Bandwidth, –3 dB	G = 100			200		kHz		
		G = 1000			20				
SR	Slew rate	G = 5, V _O = ±10 V			1.2		V/µs		
			G = 1		12				
۴.	Sottling time	To 0.01%	G = 10		12		1		
t _S	Settling time	То 0.01%	G = 100			μs			
			G = 1000		80		1		
	Overload recovery	50% input overload			4		μs		
POWE	R SUPPLY								
lq	Quiescent current	V _{IN} = 0 V			±700	±750	μA		

Nonlinearity measurements in G = 1000 are dominated by noise. Typical nonlinearity is ±0.001%

(1) (2) Input common-mode voltage varies with output voltage; see Typical Characteristics.


(3) Temperature coefficient of the 50-k Ω or 49.4-k Ω term in the gain equation.

Specified by wafer test. (4)



7.6 Typical Characteristics


at T_A = 25°C, V_S = ±15 V, R_L = 10 k Ω , V_{REF} = 0 V, V_{CM} = V_S / 2, and G = 1 (unless otherwise noted)





7.6 Typical Characteristics (continued)


at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, $V_{CM} = V_S / 2$, and G = 1 (unless otherwise noted)





7.6 Typical Characteristics (continued)


at $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, $V_{CM} = V_S / 2$, and G = 1 (unless otherwise noted)





7.6 Typical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, R_L = 10 k Ω , V_{REF} = 0 V, V_{CM} = V_S / 2, and G = 1 (unless otherwise noted)






8 Detailed Description

8.1 Overview

The INA128 and INA129 (INA12x) instrumentation amplifiers are outfitted with an input protection circuit and input buffer amplifiers. These features eliminate the need for input impedance matching and make the amplifier an excellent choice for use in measurement and test equipment. Additional characteristics of the INA12x include a very-low dc offset, low drift, low noise, very-high open-loop gain, very-high common-mode rejection ratio, and very-high input impedances. The INA12x is used where great accuracy and stability of the circuit, both short and long term, are required.

8.2 Functional Block Diagram





8.3 Feature Description

The INA12x are low power, general-purpose instrumentation amplifiers offering excellent accuracy. The versatile three-op-amp design and small size make the amplifiers an excellent choice for a wide range of applications. Current-feedback input circuitry provides wide bandwidth, even at high gain. A single external resistor sets any gain from 1 to 10,000. The INA12x are laser trimmed for very low offset voltage (25 μ V typical) and high common-mode rejection (93 dB at G ≥ 100). These devices operate with power supplies as low as ±2.25 V, and a quiescent current of 2 mA, typically. The internal input protection can withstand up to ±40 V without damage, as shown in Figure 7-10.

8.3.1 Noise Performance

The INA12x provide very low noise in most applications. Low-frequency noise is approximately 0.2 μ V_{PP} measured from 0.1 to 10 Hz (G ≥ 100). This feature provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.




Figure 8-1. 0.1-Hz to 10-Hz Input-Referred Voltage Noise

8.4 Device Functional Modes

The INA12x have a single functional mode and operate when the power-supply voltage is greater than 4.5 V (\pm 2.25 V). The maximum power-supply voltage for the INA12x is 36 V (\pm 18 V).



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The INA12x measure a small differential voltage with a high common-mode voltage developed between the noninverting and inverting input. The high input-voltage protection circuit in conjunction with high input impedance make the INA12x an excellent choice for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations.

9.1.1 Input Common-Mode Range

The linear input voltage range of the INA12x input circuitry ranges from approximately 2 V less than the positive supply voltage to 2 V greater than the negative supply. A differential input voltage causes the output voltage to increase; however, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on the supply voltage (see Figure 7-6).

Input overload can produce an output voltage that appears normal. For example, if an input-overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of A_3 is near 0 V even though both inputs are overloaded.



9.2 Typical Application

Figure 9-1 shows the basic connections required for operation of the INA12x. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown. The output is referred to the output reference (REF) pin, which is normally grounded. This connection must be low-impedance to provide good common-mode rejection. A resistance of 8 Ω in series with the REF pin causes a typical device to degrade to approximately 80 dB CMR (G = 1).




Figure 9-1. Basic Connections

9.2.1 Design Requirements

The devices are configured to monitor the input differential voltage when the input signal gain is set by the external resistor, R_G . The output signal is developed with respect to the voltage on the reference pin, REF. The most common application is where the output is referenced to ground when no input signal is present by connecting the REF pin to ground, as Figure 9-1 shows. In single-supply operation, offsetting the output signal to a precise midsupply level is useful (for example, 2.5 V in a 5-V supply environment). To accomplish this level shift, a voltage source must be connected to the REF pin to level shift the output so that the device can drive a single-supply ADC.

Voltage reference devices are an excellent option for providing a low-impedance voltage source for the reference pin. However, if a resistor voltage divider is used to generate a reference voltage, the voltage must be buffered by an op amp to avoid CMRR degradation.



9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Gain

The gain (G) is set by connecting a single external resistor, R_G, between pins 1 and 8:

INA128: G = 1 + 50 k Ω / R _G	(1)
INA129: G = 1 + 49.4 kΩ / R _G	(2)

Commonly used gains and resistor values are shown in Figure 9-1.

The 50-k Ω term in Equation 1 and the 49.4-k Ω term in Equation 2 come from the sum of the two internal feedback resistors of A₁ and A₂. These on-chip metal film resistors are laser trimmed to accurate, absolute values. The accuracy and temperature coefficient of these internal resistors are included in the gain accuracy and drift specifications in the *Electrical Characteristics* table.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. The contribution of R_G to gain accuracy and drift can be directly inferred from Equation 1 and Equation 2. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

9.2.2.2 Dynamic Performance

The typical performance curve in Figure 7-1 shows that despite low quiescent current, the INA12x achieve wide bandwidth even at high gain. This performance is due to the current-feedback topology of the input stage circuitry. Settling time also remains excellent at high gain.

9.2.2.3 Offset Trimming

The INA12x is laser trimmed for low-offset voltage and low offset voltage drift. Most applications require no external offset adjustment. Figure 9-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to the REF pin is summed with the output. The op-amp buffer provides low impedance at the REF pin to preserve good common-mode rejection.




Figure 9-2. Optional Trimming of Output Offset Voltage



9.2.2.4 Input Bias Current Return Path

The input impedance of the INA12x is extremely high: approximately 10 G Ω . However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ±2 nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 9-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range, and the input amplifiers saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 9-3). With higher source impedance, use two equal resistors to provide a balanced input, with possible advantages of lower input offset voltage due to bias current, and better high-frequency common-mode rejection.

For more details about why a valid input bias current return path is necessary, see the *Importance of Input Bias Current Return Paths in Instrumentation Amplifier Applications* application note.





Figure 9-3. Providing an Input Common-Mode Current Path




9.2.3 Application Curves





9.3 System Examples








Figure 9-9. AC-Coupled Instrumentation Amplifier




Figure 9-10. Thermocouple Amplifier With RTD Cold-Junction Compensation

Copyright © 2022 Texas Instruments Incorporated






Figure 9-11. Differential Voltage to Current Converter




Figure 9-12. ECG Amplifier With Right-Leg Drive



10 Power Supply Recommendations

The minimum power supply voltage for INA12x is ± 2.25 V and the maximum power supply voltage is ± 18 V. This minimum and maximum range covers a wide range of power supplies; but for optimum performance, ± 15 V is recommended. Add a bypass capacitor at the input to compensate for the layout and power supply source impedance.

10.1 Low-Voltage Operation

The INA12x operate on power supplies as low as ± 2.25 V. Performance remains excellent with power supplies ranging from ± 2.25 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range; see *Section 7.6*.

Operation at very-low supply voltages requires careful attention to make sure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. Figure 7-6 shows the range of linear operation for \pm 15-V, \pm 5-V, and \pm 2.5-V supplies.

11 Layout

11.1 Layout Guidelines

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 μ F to 1 μ F. If necessary, add more decoupling capacitance to compensate for noisy or high-impedance power supplies. These decoupling capacitors must be placed between the power supply and INA12x devices.

The gain resistor must be placed close to pin 1 and pin 8. This placement limits the layout loop and minimizes any noise coupling into the devices.

11.2 Layout Example




Figure 11-1. Recommended Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 PSpice[®] for TI

PSpice[®] for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

12.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI[™] simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA[™] software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the TINA-TI™ software folder.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers application note
- Texas Instruments, Importance of Input Bias Current Return Paths in Instrumentation Amplifier Applications application note

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

TINA-TI[™] and TI E2E[™] are trademarks of Texas Instruments. TINA[™] is a trademark of DesignSoft, Inc. PSpice[®] is a registered trademark of Cadence Design Systems, Inc. All trademarks are the property of their respective owners.



12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA128P	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA128P	Samples
INA128PA	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA128P A	Samples
INA128PG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA128P	Samples
INA128U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 128U	Samples
INA128U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 128U	Samples
INA128U/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		INA 128U	Samples
INA128UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UA/2K5E4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UA/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UAE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UAG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 128U A	Samples
INA128UG4	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 128U	Samples
INA129P	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA129P	Samples
INA129PA	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA129P	Samples



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
										A	
INA129PG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA129P	Samples
INA129U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 129U S	Samples
INA129U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI NIPDAU	Level-3-260C-168 HR		INA 129U S	Samples
INA129UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Samples
INA129UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Samples
INA129UA/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Samples
INA129UAE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	INA 129U A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA128, INA129 :

• Enhanced Product : INA129-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA128U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA128U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA128UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA128UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA129U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA129UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA129UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

12-Mar-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA128U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA128U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA128UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA128UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA129U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
INA129UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA129UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

12-Mar-2023

TUBE



- B - Alignment groove width

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
INA128P	Р	PDIP	8	50	506	13.97	11230	4.32
INA128PA	Р	PDIP	8	50	506	13.97	11230	4.32
INA128PG4	Р	PDIP	8	50	506	13.97	11230	4.32
INA128U	D	SOIC	8	75	506.6	8	3940	4.32
INA128U	D	SOIC	8	75	506.6	8	3940	4.32
INA128UA	D	SOIC	8	75	506.6	8	3940	4.32
INA128UAE4	D	SOIC	8	75	506.6	8	3940	4.32
INA128UAG4	D	SOIC	8	75	506.6	8	3940	4.32
INA128UG4	D	SOIC	8	75	506.6	8	3940	4.32
INA128UG4	D	SOIC	8	75	506.6	8	3940	4.32
INA129P	Р	PDIP	8	50	506	13.97	11230	4.32
INA129PA	Р	PDIP	8	50	506	13.97	11230	4.32
INA129PG4	Р	PDIP	8	50	506	13.97	11230	4.32
INA129U	D	SOIC	8	75	506.6	8	3940	4.32
INA129UA	D	SOIC	8	75	506.6	8	3940	4.32
INA129UAE4	D	SOIC	8	75	506.6	8	3940	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated