www.ti.com

Small Size, Low-Power, Unidirectional, CURRENT SHUNT MONITOR Zerø-Drift Series

Check for Samples: INA216

FEATURES

- CHIP-SCALE PACKAGE
- COMMON-MODE RANGE: +1.8V to +5.5V
- OFFSET VOLTAGE: ±30µV
- GAIN ERROR: ±0.2% MAX
- CHOICE OF GAINS:
 - INA216A1: 25V/V
 - INA216A2: 50V/V
 - INA216A3: 100V/V
 - INA216A4: 200V/V
- QUIESCENT CURRENT: 13µA
- BUFFERED VOLTAGE OUTPUT: No Additional Op Amp Needed


APPLICATIONS

- NOTEBOOK COMPUTERS
- CELL PHONES
- TELECOM EQUIPMENT
- POWER MANAGEMENT
- BATTERY CHARGERS

DESCRIPTION

The INA216 is a high-side voltage output current shunt monitor that can sense drops across shunts at common-mode voltages from +1.8V to +5.5V. Four fixed gains are available: 25V/V, 50V/V, 100V/V, and 200V/V. The low offset of the Zerø-Drift architecture enables current sensing with maximum drops across the shunt as low as 10mV full-scale, or with wide dynamic ranges of over 1000:1.

These devices operate from a single +1.8V to +5.5V power supply, drawing a maximum of 25µA of supply current. The INA216 series are specified over the temperature range of -40°C to +125°C, and offered in a chip-scale package.



PRODUCT	GAIN	R ₁ = R ₂
INA216A1	25	64kΩ
INA216A2	50	32kΩ
INA216A3	100	16kΩ
INA216A4	200	8kΩ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION(1)

PRODUCT	GAIN	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
INA216A1	25)///	WCSP-4	YFF	OW
INAZ16A1	25V/V	ThinQFN-10	RSW	SNJ
INIAOAGAG	50)///	WCSP-4	YFF	OX
INA216A2	50V/V	ThinQFN-10	RSW	SOJ
INA216A3	100V/V	WCSP-4	YFF	OY
IINAZ I DAS	1000/0	ThinQFN-10	RSW	SPJ
INIA 04 CA 4	2001/1/	WCSP-4	YFF	OZ
INA216A4	200V/V	ThinQFN-10	RSW	SQJ

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		INA216	UNIT
Supply Voltage		+7	V
Analog Inputs,	Differential (V _{IN+})–(V _{IN} –)	-5.5 to +5.5	V
V_{IN+} , $V_{IN-}^{(2)}$	Common-Mode ⁽³⁾	GND-0.3V to +5.5	V
Output ⁽³⁾		GND-0.3V to (V+)+0.3	V
Input Current into Any Pin (3)		5	mA
Operating Temperature		-55 to +150	°C
Storage Temper	ature	-65 to +150	°C
Junction Temper	rature	+150	°C
	Human Body Model	2.5	kV
ESD Ratings:	Charged Device Model	1	kV
	Machine Model	200	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.

Submit Documentation Feedback

⁽³⁾ Input voltage at any pin may exceed the voltage shown if the current at that pin is limited to 5mA.



THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	INA216A1YFF, INA216A2YFF INA216A3YFF, INA216A4YFF	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	4 PINS 160	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance	75	
θ_{JB}	Junction-to-board thermal resistance	76	0000
ΨЈТ	Junction-to-top characterization parameter	3	°C/W
ΨЈВ	Junction-to-board characterization parameter	74	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance	n/a	


⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

THERMAL INFORMATION


	THERMAL METRIC ⁽¹⁾	INA216A1RSW, INA216A2RSW INA216A3RSW, INA216A4RSW	UNITS
		RSW	
		10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	114.9	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	66.3	
θ_{JB}	Junction-to-board thermal resistance	21.4	°C // //
ΨЈТ	Junction-to-top characterization parameter	1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	21.4	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance	N/A	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

PIN CONFIGURATIONS



(1) No internal connection.



- (2) Bump side down. Drawing not to scale.
- (3) Power supply is derived from shunt (minimum common-mode range = 1.8V)



ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +125°C. At $T_A = +25^{\circ}C$ and $V_{CM} = V_{IN+} = 4.2V$, unless otherwise noted.

				-		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
Offset Voltage, RTI ⁽¹⁾	Vos					
INA216A1				±30	±100	μV
vs Temperature	dV _{os} /dT			0.06	0.2	μ V/°C
INA216A2				±20	±75	μV
vs Temperature	dV _{os} /dT			0.05	0.25	μ V/°C
INA216A3				±20	±75	μV
vs Temperature	dV _{os} /dT			0.03	0.25	μ V/°C
INA216A4				±20	±75	μV
vs Temperature	dV _{OS} /dT			0.1	0.3	μ ۷/°C
Common-Mode Input Range	V _{CM}		1.8		5.5	V
Common-Mode Rejection (2)	CMRR	$V_{IN+} = +1.8V \text{ to } +5.5V$	90	108		dB
Power-Supply Rejection	PSRR		90	108		dB
Input Bias Current	I _{IN} _			3		μΑ
OUTPUT	<u> </u>					
Gain	G					
INA216A1				25		V/V
INA216A2				50		V/V
INA216A3				100		V/V
INA216A4				200		V/V
Gain Error						
INA216A1		$V_{OUT} = 0.2V$ to $V_{OUT} = 2.5V$		±0.01	±0.2	%
vs Temperature		V _{OUT} = 0.2V to V _{OUT} = 2.5V		0.01	0.025	m%/°C
INA216A2				0.05	±0.2	%
vs Temperature				0.017	0.1	m%/°C
INA216A3				0.06	±0.2	%
vs Temperature				0.023	0.1	m%/°C
INA216A4				0.03	±0.2	%
vs Temperature				0.076	0.3	m%/°C
Nonlinearity Error				±0.01		%
Maximum Capacitive Load		No sustained oscillation		750		pF
VOLTAGE OUTPUT ⁽³⁾		$R_L = 10k\Omega$ to GND				
Swing to V+ Power-Supply Rail				(V+) -0.1	(V+) -0.3	٧
Swing to GND ⁽³⁾				(V _{GND}) +0.001	(V _{GND}) +0.002	٧
Output Impedance				42		Ω
FREQUENCY RESPONSE						
Bandwidth	BW	C _{LOAD} = 10pF				
INA216A1		·		20		kHz
INA216A2				10		kHz
INA216A3				5		kHz
INA216A4				2.5		kHz

 ⁽¹⁾ RTI: Referred-to-input.
 (2) CMRR and PSRR are the same because V_{CM} is the supply voltage.
 (3) See Typical Characteristics graph, *Output Swing to Rail* (Figure 9).



ELECTRICAL CHARACTERISTICS (continued)

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +125°C. At $T_A = +25^{\circ}C$ and $V_{CM} = V_{IN+} = 4.2V$, unless otherwise noted.

PARAMETER						
		CONDITIONS	MIN	TYP	MAX	UNIT
FREQUENCY RESPONSE, cont	inued					
Slew Rate	SR			0.03		V/µs
NOISE, RTI ⁽⁴⁾						
Voltage Noise Density				60		nV/√ Hz
POWER SUPPLY						
Specified Range	V _{IN+}		+1.8		+5.5	V
Quiescent Current	IQ			13	25	μA
Over Temperature					30	μ Α
TURN-ON TIME		$V_{IN+} = 0 \text{ to } +2.5 \text{V}; V_{SENSE} = 10 \text{mV}; V_{OUT} \pm 0.5\%$		200		μs
TEMPERATURE RANGE						•
Specified Temperature Range			-40		+125	°C

⁽⁴⁾ RTI: Referred-to-input.



TYPICAL CHARACTERISTICS

The INA216A1 is used for typical characteristic measurements at $T_A = +25$ °C, $V_S = +4.2$ V, unless otherwise noted.

INPUT OFFSET VOLTAGE PRODUCTION DISTRIBUTION




Figure 1.

OFFSET VOLTAGE vs TEMPERATURE 100 80 60 Offset Voltage (µV) 40 20 0 -20 -40 -60 -80 -100 -60 -40 -20 80 100 120 140 160 20 40 60 Temperature (°C)

Figure 2.

COMMON-MODE REJECTION RATIO vs TEMPERATURE




Figure 3.

GAIN ERROR vs TEMPERATURE




Figure 4.

QUIESCENT CURRENT AND NEGATIVE INPUT BIAS CURRENT vs TEMPERATURE




Figure 5.

GAIN vs FREQUENCY




Figure 6.

Submit Documentation Feedback



TYPICAL CHARACTERISTICS (continued)

The INA216A1 is used for typical characteristic measurements at $T_A = +25$ °C, $V_S = +4.2$ V, unless otherwise noted.

COMMON-MODE REJECTION RATIO vs FREQUENCY 140 120 100 60 40 20 0 1 10 100 1k 10k 100k

Frequency (Hz) **Figure 7.**




Figure 8.

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT




Figure 9.

0.1Hz to 10Hz VOLTAGE NOISE, RTI





Figure 10.



Time (1s/div)
Figure 11.

STEP RESPONSE (80mV_{PP} Input Step)




Figure 12.



TYPICAL CHARACTERISTICS (continued)

The INA216A1 is used for typical characteristic measurements at $T_A = +25$ °C, $V_S = +4.2$ V, unless otherwise noted.

COMMON-MODE VOLTAGE TRANSIENT RESPONSE




Figure 13.

INVERTING DIFFERENTIAL INPUT OVERLOAD




Figure 14.

NONINVERTING DIFFERENTIAL INPUT OVERLOAD




Figure 15.

STARTUP RESPONSE





Figure 16.

BROWNOUT RECOVERY



Time (100µs/div) Figure 17.

Submit Documentation Feedback



APPLICATION INFORMATION

Basic Connections

Figure 18 shows the basic connections of the INA216. The input pins, IN+ and IN-, should be connected as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.




Figure 18. Typical Application

Figure 19 illustrates the INA216 connected to a shunt resistor with additional trace resistance in series with the shunt placed between where the current shunt monitors the input pins. With the typically low shunt resistor values commonly used in these applications, even small amounts of additional impedance in series with the shunt resistor can significantly affect the differential voltage present at the INA216 input pins.




Figure 19. Shunt Resistance Measurement Including Trace Resistance, R_P

Figure 20 shows a proper Kelvin, or four-wire, connection of the shunt resistor to the INA216 input pins. This connection helps ensure that the only impedance between the current monitor input pins is the shunt resistor.




Figure 20. Shunt Resistance Measurement Using a Kelvin Connection

Power Supply

The INA216 does not have a dedicated power-supply pin. Instead, an internal connection to the IN+ pin serves as the power supply for this device. Because the INA216 is powered from the IN+ pin, the common-mode input range is limited on the low end to 1.8V. Therefore, the INA216 cannot be used as a low-side current shunt monitor.

Selecting R_s

The selection of the value of the shunt resistor (R_S) to use with the INA216 is based on the specific operating conditions and requirements of the application. The starting point for selecting the resistor is to first determine the desired full-scale output from the INA216. The INA216 is available in four gain options: 25, 50, 100, and 200. By dividing the desired full-scale output by each of the gain options, there are then four available differential input voltages that can achieve the desired full-scale output voltage, given that the appropriate gain device is used. With four values for the total voltage that is to be dropped across the shunt, the decision on how much of a drop is allowed in the application must be made. Most applications have a maximum drop allowed to ensure that the load receives the required voltage necessary to operate. Assuming that there are now multiple shunt voltages that are acceptable (based on the design criteria), the choice of what value shunt resistor to use can be made based on accuracy. As a result of the INA216 auto-zero architecture, the input offset voltage is extremely low. However, even the 100µV maximum input offset voltage specification plays a role in the decision of which shunt resistor value to choose. With a larger shunt voltage present at the current shunt monitor input, less error is introduced by the input offset voltage.



These comments have framed the decision on what the shunt resistor value should be, based on the full-scale value; but many applications require accurate measurements at levels as low as 10% of the full-scale value. At this level, the input offset voltage of the current shunt monitor becomes a larger percentage of the shunt voltage, and thus contributes a larger error to the output. The percentage of error created by the input offset voltage relative to the shunt voltage is shown in Equation 1.

$$Error_V_{OS} = \frac{V_{OS}}{V_{SENSE}} \cdot 100$$
 (1)

Ideally, the differential input voltage at 10% would be increased to minimize the effects of the input offset voltage; however, we are bound by the full-scale value. The full-scale output voltage on the INA216 is limited to 200mV below the supply voltage (IN+). Selecting a shunt resistor to increase the shunt voltage at the low operating range of the load current could easily saturate the output of the current shunt monitor at the full-scale load current. For applications where accuracy over a larger range is needed, a lower gain option (and therefore, a larger differential input voltage) is selected. For applications where a minimal voltage drop on the line that powers the load is required, a higher gain option (and so, a smaller differential input voltage) is selected.

For example, consider a design that requires a full-scale output voltage of 4V, a maximum load current of 10A, and a maximum voltage drop on the common-mode line of 25mV. The 25mV maximum voltage drop requirement and a 4V full-scale output limits the gain option to the 200V/V device. A 100V/V setting would require a maximum voltage drop of 40mV with the other two lower gain versions creating larger voltage drops. Based on the gain of 200 on a 4V full-scale output, the maximum differential input voltage would be 20mV. The shunt resistor needed to create a 20mV drop with a 10A load current is $2m\Omega$.

When choosing the proper shunt resistor, it is also important to consider that at higher currents, the power dissipation in the shunt resistor becomes greater. Therefore, it is important to evaluate the drift of the sense resistor as a result of power dissipation, and choose an appropriate resistor based on its power wattage rating.

Calculating Total Error

The electrical specifications for the INA216 include the typical individual errors terms such as gain error, offset error, and nonlinearity error. Total error including all of these individual error components is not specified in the *Electrical Characteristics* table. To accurately calculate the error that can be expected from the device, we must first know the operating conditions to which the device is subjected. Some current shunt monitors specify a total error in the product data sheet. However, this total error term is accurate under only one particular set of operating conditions. Specifying the total error at this one point has little practical value, though, because any deviation from these specific operating conditions no longer yields the same total error value. This section discusses the individual error sources. information on how to apply them in order to calculate the total error value for the device under normal operating conditions.

The typical error sources that have the largest impact on the total error of the device are input offset voltage, common-mode voltage rejection, gain error, and nonlinearity error.

The nonlinearity error of the INA216 is relatively low compared to the gain error specification, which results in a gain error that can be expected to be relatively constant throughout the linear input range of the device. While the gain error remains constant across the linear input range of the device, the error associated with the input offset voltage does not. As the differential input voltage developed across a shunt resistor at the input of the INA216 decreases, the inherent input offset voltage of the device becomes a larger percentage of the measured input signal, resulting in an increase in measurement error. This varying error is present among all current shunt monitors, given the input offset voltage ratio to the voltage being sensed by the device. The low input offset voltages present in the INA216 devices, however, limit the amount of contribution the offset voltage has on the total error term.

Two examples are provided that detail how different operating conditions can affect the total error calculations. Typical and maximum calculations are shown as well to provide the user more information on how much error variance could be present from device to device.



Example 1

Conditions: INA216A3; $V_{CM} = V_S = 3.3V$; $V_{SENSE} = 20mV$

Table 1. Example 1

TERM	LABEL	EQUATION	TYPICAL	MAXIMUM
Maximum initial input offset voltage	VIO	_	20μV	75μV
Added input offset voltage as result of common-mode voltage	VIO_CM	$\frac{1}{10^{\left(\frac{\text{CMRR dB}}{20}\right)}} \bullet 4.2\text{V} - \text{V}_{\text{CM}} $	3.6µV	28μV
Total input offset voltage	VIO_Total	$\sqrt{\left(\text{VIO}\right)^2 + \left(\text{VIO_CM}\right)^2}$	20μV	80μV
Error because of input offset voltage	Error_VIO	VIO_Total V _{SENSE} ◆100	0.1%	0.4%
Gain error	Error_Gain	_	0.06%	0.2%
Nonlinearity error	Error_Lin	_	0.01%	0.01%
Total error		$\sqrt{\left(\text{Error_VIO}\right)^2 + \left(\text{Error_Gain}\right)^2 + \left(\text{Error_Lin}\right)^2}$	0.12%	0.45%

Example 2

Conditions: INA216A1; $V_{CM} = V_S = 5V$; $V_{SENSE} = 160 mV$

Table 2. Example 2

		rabio II Inampio I		
TERM	LABEL	EQUATION	TYPICAL	MAXIMUM
Maximum initial input offset voltage	VIO	_	30μV	100μV
Added input offset voltage as result of common-mode voltage	VIO_CM	$\frac{1}{10^{\left(\frac{\text{CMRR}_dB}{20}\right)}} \cdot 4.2\text{V} - \text{V}_{\text{CM}} $	3.1μV	25.2μV
Total input offset voltage	VIO_Total	$\sqrt{\left(\text{VIO}\right)^2 + \left(\text{VIO_CM}\right)^2}$	30μV	100μV
Error because of input offset voltage	Error_VIO	VIO_Total V _{SENSE} • 100	0.02%	0.06%
Gain error	Error_Gain	_	0.01%	0.2%
Nonlinearity error	Error_Lin	_	0.01%	0.01%
Total error		$\sqrt{(\text{Error_VIO})^2 + (\text{Error_Gain})^2 + (\text{Error_Lin})^2}$	0.025%	0.21%



Input Filtering

An ideal location where filtering is implemented is at the inputs for a device. Placing an input filter in front of the INA216, though, is not recommended but can be implemented if it is determined to be necessary. This location is not recommended for filtering because adding input filters induces an additional gain error to the device that can easily exceed the device maximum gain error specification of 0.2%. In the INA216, the nominal current into the IN+ pin is in the range of 13µA while the bias current into the INpin is in the range of approximately 3µA. The current flowing into the IN+ pin includes both the input bias current as well as the quiescent current. Where the issue of input filtering begins to become more of an issue is that as the guiescent current of the INA216 also flows through the IN+ pin, when the output begins to drive current, this additional current also flows through the IN+ pin, creating an even larger error.

Placing a typical common-mode filter of 10Ω in series with each input and a $0.1\mu F$ capacitor across the input pins, as shown in Figure 21, introduces an additional gain error into the system. For example, consider an application using the INA216A3 with a full-scale output of 4V, assuming that the device is not driving any output current. The shunt voltage needed to create the 4V output with a gain of 100 is 40mV. With 10Ω filter resistors on each input, there is a difference voltage created that subtracts from the 40mV full-scale differential current. The error can be calculated using Equation 2.

Error_
$$R_{FILTER} = \frac{(I_{IN+} - I_{IN-}) \cdot R_{FILTER}}{V_{SHUNT}} \cdot 100$$
 (2)




Figure 21. Input Filter

As mentioned previously, the current flowing into the IN+ pin increases once the output begins to drive current because of the quiescent current also flowing into the IN+ pin. The previous example resulted in an additional gain error of 0.3% as a result of the 10Ω filter resistors (assuming the output stage was not

driving any current). Connecting a $100k\Omega$ load to the 4V output now increases the current by an additional $40\mu A$. This increase in current flowing through the IN+ pin would change the additional gain error from 0.3% to 1.3%.

If filtering is required for the application and the gain error introduced by the input filter resistors exceeds the available error budget for this circuit, a filter can be implemented following the INA216. Placing a filter at the output of the current shunt monitor is not typically the ideal location because the benefit of the low impedance output of the amplifier is lost. Applications that require the low impedance output require an additional buffer amplifier that follows the post current shunt monitor filter.

Using the INA216 With Transients Above 5.5V

With a small amount of additional circuitry, INA216 can be used in circuits subject to transients higher than 5.5V. Use only zener diode or zener-type transient absorbers, which are sometimes referred to as Transzorbs. Any other type of transient absorber has an unacceptable time delay. To use these protection devices, resistors are required in series with the INA216 inputs, as shown in Figure 22. These resistors serve as a working impedance for the zener. It is desirable to keep these resistors as small as possible because of the error described in the Input Filtering section. These protection resistors are most often around 10Ω . Larger values can be used with a greater impact to the total gain error. Because this circuit limits only short-term transients, many applications are satisfied with a 10Ω resistor along with conventional zener diodes of the lowest power rating that can be found. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523. The use of these protection components may allow the INA216 to survive from being damaged in environments where large transients are common.




Figure 22. Transient Protection Using Dual Zener Diodes



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (June 2010) to Revision C	Page
•	Changed product status from Mixed Status to Production Data	1
•	Updated Package Information table to include RSW package information	2
•	Added Thermal Information table for RSW package	3
<u>.</u>	Added RSW package pinout drawing	3
С	hanges from Revision A (June, 2010) to Revision B	Page
•	Removed product preview status of INA216A2, INA216A3, and INA216A4 devices	2
•	Added offset voltage specifications for INA216A2, INA216A3, and INA216A4	4
•	Added gain and gain error specifications for INA216A2, INA216A3, and INA216A4	4
•	Added bandwidth specifications for INA216A2, INA216A3, and INA216A4	4
•	Updated graph grid for Figure 2 through Figure 5	6
•	Revised Table 1 and Table 2	11
•	Changed description of nominal current into IN+ pin to 13µA and bias current into IN- pin to 3µA	12

www.ti.com 30-Oct-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA216A1RSWR	ACTIVE	UQFN	RSW	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SNJ	Samples
INA216A1RSWT	ACTIVE	UQFN	RSW	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SNJ	Samples
INA216A1YFFR	ACTIVE	DSBGA	YFF	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OW	Samples
INA216A1YFFT	ACTIVE	DSBGA	YFF	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OW	Samples
INA216A2RSWR	ACTIVE	UQFN	RSW	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SOJ	Samples
INA216A2RSWT	ACTIVE	UQFN	RSW	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SOJ	Samples
INA216A2YFFR	ACTIVE	DSBGA	YFF	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OX	Samples
INA216A2YFFT	ACTIVE	DSBGA	YFF	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OX	Samples
INA216A3RSWR	ACTIVE	UQFN	RSW	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SPJ	Samples
INA216A3RSWT	ACTIVE	UQFN	RSW	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SPJ	Samples
INA216A3YFFR	ACTIVE	DSBGA	YFF	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OY	Samples
INA216A3YFFT	ACTIVE	DSBGA	YFF	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OY	Samples
INA216A4RSWR	ACTIVE	UQFN	RSW	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SQJ	Samples
INA216A4RSWT	ACTIVE	UQFN	RSW	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SQJ	Samples
INA216A4YFFR	ACTIVE	DSBGA	YFF	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OZ	Samples
INA216A4YFFT	ACTIVE	DSBGA	YFF	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OZ	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Oct-2021

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 13-Mar-2022


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA216A1RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A1RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A1YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A1YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A2RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A2YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A2YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A3RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A3RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A3YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A3YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A4RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A4RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA216A4YFFR	DSBGA	YFF	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
INA216A4YFFT	DSBGA	YFF	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1



www.ti.com 13-Mar-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA216A1RSWR	UQFN	RSW	10	3000	200.0	183.0	25.0
INA216A1RSWT	UQFN	RSW	10	250	200.0	183.0	25.0
INA216A1YFFR	DSBGA	YFF	4	3000	182.0	182.0	20.0
INA216A1YFFT	DSBGA	YFF	4	250	182.0	182.0	20.0
INA216A2RSWR	UQFN	RSW	10	3000	200.0	183.0	25.0
INA216A2YFFR	DSBGA	YFF	4	3000	182.0	182.0	20.0
INA216A2YFFT	DSBGA	YFF	4	250	182.0	182.0	20.0
INA216A3RSWR	UQFN	RSW	10	3000	200.0	183.0	25.0
INA216A3RSWT	UQFN	RSW	10	250	200.0	183.0	25.0
INA216A3YFFR	DSBGA	YFF	4	3000	182.0	182.0	20.0
INA216A3YFFT	DSBGA	YFF	4	250	182.0	182.0	20.0
INA216A4RSWR	UQFN	RSW	10	3000	200.0	183.0	25.0
INA216A4RSWT	UQFN	RSW	10	250	200.0	183.0	25.0
INA216A4YFFR	DSBGA	YFF	4	3000	182.0	182.0	20.0
INA216A4YFFT	DSBGA	YFF	4	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY



NOTES:


NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated