











ISO7840, ISO7840F

SLLSEN2B - JULY 2015 - REVISED APRIL 2016

# ISO7840x High-Performance, 8000-V<sub>PK</sub> Reinforced Quad-Channel Digital Isolator

#### **Features**

- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V Level Translation
- Wide Temperature Range: -55°C to +125°C
- Low-Power Consumption, Typical 1.7 mA per Channel at 1 Mbps
- Low Propagation Delay: 11 ns Typical (5-V Supplies)
- Industry leading CMTI (Min): ±100 kV/μs
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: >40 Years
- Wide Body SOIC-16 Package and Extra-Wide Body SOIC-16 Package Options
- Safety and Regulatory Approvals:
  - 8000-V<sub>PK</sub> Reinforced Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
  - 5.7-kV<sub>RMS</sub> Isolation for 1 Minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards
  - CQC Certification per GB4943.1-2011
  - TUV Certification per EN 61010-1 and EN
  - All DW Package Certifications Complete; DWW Package Certifications Complete per UL, VDE, TUV and Planned for CSA and CQC

# 2 Applications

- **Industrial Automation**
- Motor Control
- **Power Supplies**
- Solar Inverters
- Medical Equipment
- Hybrid Electric Vehicles

## 3 Description

The ISO7840x device is a high-performance, quadchannel digital isolator with a 8000-V<sub>PK</sub> isolation device has reinforced isolation certifications according to VDE, CSA, CQC, and TUV. The isolator provides high electromagnetic immunity and low emissions at low-power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a silicon-dioxide (SiO<sub>2</sub>) insulation barrier.

This device comes with enable pins that can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. The ISO7840 device has four forward and zero reverse-direction channels. If the input power or signal is lost, the default output is high for the ISO7840 device and low for the ISO7840F device. See the Device Functional Modes section for further details.

Used in conjunction with isolated power supplies, this device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. innovative Through chip design and layout techniques, electromagnetic compatibility of the ISO7840 device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.


The ISO7840 device is available in 16-pin SOIC wide-body (DW) and extra-wide body (DWW) packages.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7840	DW (16)	10.30 mm × 7.50 mm
ISO7840F	DWW (16)	10.30 mm × 14.0 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



V<sub>CCI</sub> and GNDI are supply and ground connections respectively for the input channels.

V<sub>CCO</sub> and GNDO are supply and ground connections respectively for the output channels.



# **Table of Contents**

1	Features 1		6.19 Typical Characteristics	15
2	Applications	7	Parameter Measurement Information	
3	Description 1	8	Detailed Description	
3 4	Revision History	Ū	8.1 Overview	
<del>-</del> 5	_		8.2 Functional Block Diagram	
_	Pin Configuration and Functions		8.3 Feature Description	
6	Specifications		8.4 Device Functional Modes	
	6.1 Absolute Maximum Ratings	9	Application and Implementation	
	•		9.1 Application Information	
	6.3 Recommended Operating Conditions		9.2 Typical Application	
	6.5 Power Ratings	10	Power Supply Recommendations	
	6.6 Insulation Specifications	11	Layout	
	6.7 Safety-Related Certifications		11.1 Layout Guidelines	
	6.8 Safety Limiting Values		11.2 Layout Example	
	6.9 Electrical Characteristics—5-V Supply9	12	Device and Documentation Support	
	6.10 Supply Characteristics—5-V Supply		12.1 Documentation Support	
	6.11 Electrical Characteristics—3.3-V Supply		12.2 Related Links	
	6.12 Supply Current Characteristics—3.3-V Supply 10		12.3 Receiving Notification of Documentation Updates	
	6.13 Electrical Characteristics—2.5-V Supply		12.4 Community Resources	
	6.14 Supply Current Characteristics—2.5-V Supply 11		12.5 Trademarks	
	6.15 Switching Characteristics—5-V Supply 12		12.6 Electrostatic Discharge Caution	. 25
	6.16 Switching Characteristics—3.3-V Supply 12		12.7 Glossary	
	6.17 Switching Characteristics—2.5-V Supply 13	13	Mechanical, Packaging, and Orderable	
	6.18 Insulation Characteristics Curves		Information	. 26

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (March 2016) to Revision B	Page
•	Added Features 2.25 V to 5.5 V Level Translation	1
•	Changed the number of years for the isolation barrier life in the Features section	1
•	VDE certification is now complete	1
•	Changed the input-to-output test voltage parameter to apparent charge in the Insulation Specifications	<mark>7</mark>
•	Changed $V_{CCO}$ to $V_{CCI}$ for the minimum value of the input threshold voltage hysteresis parameter in all electrical characteristics tables	<u>9</u>
•	Added V <sub>CM</sub> to the test condition of the common-mode transient immunity parameter in all electrical characteristics ta	ables 9
•	Added the lifetime projection graphs for DW and DWW packages to the Safety Limiting Values section	14

Cł	nanges from Original (July 2015) to Revision A	Page
•	Changed Features From: Industry leading CMTI To: Industry leading CMTI (MIN)	1
•	Changed the Safety and Regulatory Approvals list of Features	1
•	Added Features "TUV Certification per EN 61010-1 and EN 60950-1"	1
•	Changed text in the first paragraph of the <i>Description</i> From: "certifications according to VDE, CSA, and CQC". To: "certifications according to VDE, CSA, CQC, and TUV."	1
•	Added the DWW pinout image	4
•	Added the DWW package to the <i>Thermal Information</i>	6
•	Changed Package Insulation and Safety-Related Specifications, added the 16-DWW Package information	7
•	Added the DWW package information, added "Climatic category", and deleted Note 1 in Insulation Characteristics.	7
•	Added Note 1 to Insulation Characteristics	7

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



# SLLSEN2B –JULY 2015–REVISED APRIL 2016




#### www.ti.com

•	Changed IEC 60664-1 Ratings Table	7
•	Added the TUV and DWW package information to the <i>Regulatory Information</i> section and Regulatory Information.  Deleted Note 1 in Regulatory Information	8
•	Changed the Supply Current section of Supply Characteristics—5-V Supply	9
•	Changed the Supply Current section of Supply Current Characteristics—3.3-V Supply	10
•	Changed the Supply Current section of Supply Current Characteristics—2.5-V Supply	11
•	Changed Device I/O Schematics	20

# 5 Pin Configuration and Functions

#### DW and DWW Packages 16-Pin SOIC Top View



#### **Pin Functions**

PII	N	1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.	
GND1	2		Cround connection for V	
GNDT	8		Ground connection for V <sub>CC1</sub>	
CND2	9		Cround connection for V	
GND2 15			Ground connection for V <sub>CC2</sub>	
INA	3	1	Input, channel A	
INB	4	1	Input, channel B	
INC	5	1	Input, channel C	
IND	6	1	Input, channel D	
NC	7	_	Not connected	
OUTA	14	0	Output, channel A	
OUTB	13	0	Output, channel B	
OUTC	12	0	Output, channel C	
OUTD	11	0	Output, channel D	
V <sub>CC1</sub>	1	_	Power supply, V <sub>CC1</sub>	
V <sub>CC2</sub>	16	_	Power supply, V <sub>CC2</sub>	



## 6 Specifications

#### Absolute Maximum Ratings

See (1)

			MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	ge <sup>(2)</sup>	-0.5	6	V
		INx	-0.5	$V_{CCX} + 0.5^{(3)}$	
	Voltage	OUTx	-0.5	$V_{CCX} + 0.5^{(3)}$	V
		EN2	-0.5	$V_{CCX} + 0.5^{(3)}$	
Io	Output curre	nt	-15	15	mA
	Surge immu	nity		12.8	kV
T <sub>stg</sub>	Storage tem	perature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±6000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT	
$V_{CC1}$ , $V_{CC2}$	Supply voltage		2.25		5.5	V	
		V <sub>CCO</sub> <sup>(1)</sup> = 5 V	-4				
I <sub>OH</sub>	I <sub>OH</sub> High-level output current	$V_{CCO}^{(1)} = 3.3 \text{ V}$	-2			mA	
		$V_{CCO}^{(1)} = 2.5 \text{ V}$	-1				
		V <sub>CCO</sub> <sup>(1)</sup> = 5 V			4		
I <sub>OL</sub> Low-level output curre	Low-level output current	$V_{CCO}^{(1)} = 3.3 \text{ V}$			2	mA	
		$V_{CCO}^{(1)} = 2.5 \text{ V}$			1		
$V_{IH}$	High-level input voltage		$0.7 \times V_{CCI}^{(1)}$		V <sub>CCI</sub> <sup>(1)</sup>	V	
$V_{IL}$	Low-level input voltage		0		$0.3 \times V_{CCI}^{(1)}$	V	
DR	Signaling rate		0		100	Mbps	
T <sub>J</sub>	Junction temperature <sup>(2)</sup>		-55		150	°C	
T <sub>A</sub>	Ambient temperature		-55	25	125	°C	

All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

Maximum voltage must not exceed 6 V

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

 $<sup>\</sup>label{eq:VCC} V_{CCI} = Input\text{-side } V_{CC}; \ V_{CCO} = Output\text{-side } V_{CC}.$  To maintain the recommended operating conditions for  $T_J$ , see *Thermal Information*.



#### 6.4 Thermal Information

		ISO	7840	
	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	DWW (SOIC)	UNIT
	I TERMAL METRIC	16 Pins	16 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.9	78.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	41.6	41.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.6	49.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.5	15.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.1	48.8	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Power Ratings

 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150 ^{\circ}\text{C}, C_L = 15 \text{ pF}, input a 50 MHz 50\% duty cycle square wave}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$	Maximum power dissipation by ISO7840x				200	mW
P <sub>D1</sub>	Maximum power dissipation by side-1 of ISO7840x				40	mW
P <sub>D2</sub>	Maximum power dissipation by side-2 of ISO7840x				160	mW



## 6.6 Insulation Specifications

	DADAMETED	TEST COMPLETIONS	SPECIF		
	PARAMETER	TEST CONDITIONS	DW	DWW	UNIT
GENER	RAL			1	
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	>8	>14.5	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface High Voltage Feature Description	>8	>14.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material group		I	I	
	Overvoltage category per IEC	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I–IV	I–IV	
	60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–III	I–IV	
DIN V	VDE V 0884-10 (VDE V 0884-10):200	6-12 <sup>(2)</sup>	•	•	*
$V_{IORM}$	Maximum repetitive peak isolation voltage		2121	2828	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum isolation working voltage	AC voltage (sine wave); Time dependent dielectric breakdown (TDDB) Test, see Figure 1 and Figure 2	1500	2000	V <sub>RMS</sub>
10 11111	3 3	DC voltage	2121	2828	$V_{DC}$
$V_{IOTM}$	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 s (qualification) t= 1 s (100% production)	8000	8000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 60065, 1.2/50 µs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	8000	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM} = 2545$ $V_{PK}$ (DW) and 3394 $V_{PK}$ (DWW), $t_m = 10$ s	≤5	≤5	
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM} = 3394$ $V_{PK}$ (DW) and 4525 $V_{PK}$ (DWW), $t_m = 10$ s	≤5	≤5	pC
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}, \ t_{ini} = 1 \ s; \\ V_{pd(m)} = 1.875 \times V_{IORM} = 3977 \ V_{PK} \ (DW) \ and \ 5303 \ V_{PK} \ (DWW), \ t_m = 1 \ s$	≤5	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.4 \times \sin(2\pi ft)$ , f = 1 MHz	2	2	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	>10 <sup>12</sup>	
$R_{IO}$	Isolation resistance, input to output (5)	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	>10 <sup>11</sup>	Ω
	output	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	>10 <sup>9</sup>	
	Pollution degree		2	2	
	Climatic category		55/125/21	55/125/21	
UL 157			-	+	+
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST}$ = $V_{ISO}$ = 5700 $V_{RMS}$ , t = 60 s (qualification), $V_{TEST}$ = 1.2 x $V_{ISO}$ = 6840 $V_{RMS}$ , t = 1 s (100% production)	5700	5700	V <sub>RMS</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-pin device.



## 6.7 Safety-Related Certifications

Certifications for the DW package are complete. DWW package certifications are complete for UL, VDE and TUV and planned for CSA and CQC.

VDE	CSA	UL	CQC	TUV
VDE	CSA	UL	CQC	100
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/A1:2010/ A12:2011/A2:2013
Reinforced insulation Maximum transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> (DW), 2828 V <sub>PK</sub> (DWW); Maximum surge isolation voltage, 8000 V <sub>PK</sub>	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V <sub>RMS</sub> (DW package) and 1450 V <sub>RMS</sub> (DWW package) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (354 V <sub>PK</sub> ) max working voltage (DW package)	Single protection, 5700 V <sub>RMS</sub>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage	5700 V <sub>RMS</sub> Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V <sub>RMS</sub> (DW package) and 1000 V <sub>RMS</sub> (DWW package) 5700 V <sub>RMS</sub> Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2011/A12:2011/A2:2013 up to working voltage of 800 V <sub>RMS</sub> (DW package) and 1450 V <sub>RMS</sub> (DWW package)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716	Client ID number: 77311

#### 6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$R_{\theta JA} = 78.9$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			288		
IS	Is Safety input, output, or supply current	$R_{\theta JA} = 78.9$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C			440	mA
		$R_{\theta JA} = 78.9$ °C/W, $V_I = 2.75$ V, $T_J = 150$ °C, $T_A = 25$ °C			576	
Ps	Safety input, output, or total power	$R_{\theta JA} = 78.9$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C			1584	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



# 6.9 Electrical Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -4 mA; see Figure 11	$V_{CCO} - 0.4$	$V_{CCO} - 0.2$		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 4 mA; see Figure 11		0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>			V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> at INx or EN2			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or EN2	-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V, $V_{CM} = 1500$ V; see Figure 14	100			kV/μs
C <sub>I</sub>	Input capacitance	$V_1 = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$ , f = 1 MHz, $V_{CC} = 5 \text{ V}$		2		pF

# 6.10 Supply Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TE	ST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
			0 V (ISO7840F), V <sub>I</sub> =	I <sub>CC1</sub>		1.3	2	mA
	Disable	V <sub>CCI</sub> <sup>(1)</sup> (ISO7840	V <sub>CCI</sub> <sup>(1)</sup> (ISO7840)			0.4	0.6	ША
	Disable	EN2 = 0 V, V <sub>I</sub> =	$V_{CCI}$ (ISO7840F), $V_I = 0$	I <sub>CC1</sub>		6	8.5	mA
		V (ISO7840) EN	2 = 0 V	I <sub>CC2</sub>		0.4	0.6	ША
	DC signal	V <sub>I</sub> = 0 V (ISO784	40F), V <sub>I</sub> = V <sub>CCI</sub>	I <sub>CC1</sub>		1.3	2	mA
		(ISO7840)		I <sub>CC2</sub>		2.2	3.1	ША
		$V_I = V_{CCI}$ (ISO7840F), $V_I = 0$ V (ISO7840)		I <sub>CC1</sub>		5.9	8.6	mA
Supply current				I <sub>CC2</sub>		2.5	3.3	ША
Supply current		1 Mbps		I <sub>CC1</sub>		3.6	5.3	mA
				I <sub>CC2</sub>		2.6	3.7	ША
		10 Mbps		I <sub>CC1</sub>		3.8	5.4	mA
	All channels switching with	TO Milips		I <sub>CC2</sub>		4.5	5.9	ША
	square wave clock input; C <sub>L</sub> = 15 pF		DW package	I <sub>CC1</sub>		5.1	5.9	mA
	- '	100 Mbps  DWW package  DWW package	Dvv package	I <sub>CC2</sub>		23.8	27.4	шА
			DWW package	I <sub>CC1</sub>		5.1	5.9	mA
			I <sub>CC2</sub>		23.8	28.5	шА	

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .



## 6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -2 mA; see Figure 11	V <sub>CCO</sub> - 0.4	$V_{\rm CCO}-0.2$		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 2 mA; see Figure 11		0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>			<b>V</b>
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> at INx or EN2			10	μΑ
$I_{\rm IL}$	Low-level input current	V <sub>IL</sub> = 0 V at INx or EN2	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1500 V; see Figure 14	100			kV/μs

## 6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TES	T CONDITIONS	SUPPLY CURRENT	MIN T	P MAX	UNIT
	Disable	EN2 = 0 V, V <sub>I</sub> = 0 V (ISO7840F), V <sub>I</sub> =	I <sub>CC1</sub>		.3 2	mA
		V <sub>CCI</sub> <sup>(1)</sup> (ISO7840)	I <sub>CC2</sub>	(	0.6	IIIA
	Disable	EN2 = 0 V, V <sub>I</sub> = V <sub>CCI</sub> <sup>(1)</sup> (ISO7840F), V <sub>I</sub>	I <sub>CC1</sub>		6 8.5	mA
		= 0 V (ISO7840)	I <sub>CC2</sub>	(	0.6	mA
	DC signal	V <sub>I</sub> = 0 V (ISO7840F), V <sub>I</sub> = V <sub>CCI</sub> <sup>(1)</sup> (ISO7840)	I <sub>CC1</sub>	•	.3 2	mA
			I <sub>CC2</sub>	2	2.2 3	IIIA
Cumply ourrant		$V_I = V_{CCI}^{(1)}$ (ISO7840F), $V_I = 0 \text{ V}$ (ISO7840)	I <sub>CC1</sub>		5.9 8.6	- mA
Supply current			I <sub>CC2</sub>	2	2.4 3.3	
		1 Mbps	I <sub>CC1</sub>	;	3.6 5.3	A
		1 Mbps	I <sub>CC2</sub>	2	2.5 3.6	mA
	All channels switching with	10 Mbps	I <sub>CC1</sub>	(	3.7 5.3	A
	square wave clock input; C <sub>1</sub> = 15 pF	10 Mbps	I <sub>CC2</sub>		3.9 5.1	mA
		100 Mbps	I <sub>CC1</sub>	4	.5 5.8	A
		100 Mbps	I <sub>CC2</sub>	17	'.7 20.6	mA

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

10 Submit

Submit Documentation Feedback



# 6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -1 mA; see Figure 11	V <sub>CCO</sub> - 0.4	$V_{\rm CCO}-0.2$		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 1 mA; see Figure 11		0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>			V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> at INx or EN2			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or EN2	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1500 V; see Figure 14	100			kV/μs

## 6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TE	EST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
		$EN2 = 0 \text{ V}, \text{ V}_L = 0 \text{ V}$ (Devices with suffix	I <sub>CC1</sub>		1.3	2	mA
	Disable	F), $V_I = V_{CCI}^{(1)}$ (Devices without suffix F)	I <sub>CC2</sub>		0.4	0.6	ША
		EN2 = 0 V, $V_I = V_{CCI}^{(1)}$ (Devices with suffix F), $V_I = 0$ V (Devices without suffix F)	I <sub>CC1</sub>		6	8.5	_
			I <sub>CC2</sub>		0.4	0.6	mA
	DC signal	$V_I = 0$ V (Devices with suffix F), $V_I = V_{CCI}^{(1)}$ (Devices without suffix F)	I <sub>CC1</sub>		1.3	2	mA
			I <sub>CC2</sub>		2.2	3	
Supply current		$V_I = V_{CCI}^{(1)}$ (Devices with suffix F), $V_I = 0$ V (Devices without suffix F)	I <sub>CC1</sub>		5.9	8.6	mA
Cupply culton			I <sub>CC2</sub>		2.4	3.3	IIIA
		1 Mbno	I <sub>CC1</sub>		3.6	5.3	A
	All channels switching	1 Mbps	I <sub>CC2</sub>		2.5	3.5	mA
	All channels switching with square wave clock	10 Mbps	I <sub>CC1</sub>		3.7	5.3	A
	input;	10 Mbps	I <sub>CC2</sub>		3.5	4.7	mA
	C <sub>L</sub> = 15 pF	400 Mb	I <sub>CC1</sub>	·	4.4	5.7	A
		100 Mbps	I <sub>CC2</sub>		13.9	16.4	mA

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .



## 6.15 Switching Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 44	6	11	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 11		0.55	4.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction channels			2.5	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	See Figure 11		1.7	3.9	ns
$t_{f}$	Output signal fall time	See Figure 11		1.9	3.9	ns
$t_{\text{PHZ}}$	Disable propagation delay, high-to-high impedance output			12	20	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output	e light		12	20	ns
	Enable propagation delay, high impedance-to-high output for ISO7840			10	20	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO7840F	See Figure 12		2	2.5	μS
	Enable propagation delay, high impedance-to-low output for ISO7840	See Figure 12		2	2.5	μS
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO7840F			10	20	ns
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time $V_{CC}$ goes below 1.7 V. See Figure 13		0.2	9	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.90		ns

<sup>(1)</sup> Also known as pulse skew.

#### 6.16 Switching Characteristics—3.3-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$	Propagation delay time	Con Figure 44	6	10.8	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 11		0.7	4.2	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction channels			2.2	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	See Figure 11		0.8	3	ns
t <sub>f</sub>	Output signal fall time	See Figure 11  ce gh gh w		0.8	3	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output	but signal fall time  ble propagation delay, high-to-high impedance ut  ble propagation delay, low-to-high impedance ut  ble propagation delay, high impedance-to-high ut for ISO7840  ble propagation delay, high impedance-to-high ble propagation delay, high impedance-to-high		17	32	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			17	32	ns
	Enable propagation delay, high impedance-to-high output for ISO7840			17	32	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO7840F			2	2.5	μS
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μS
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO7840F			17	32	ns
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time $V_{CC}$ goes below 1.7 V. See Figure 13		0.2	9	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.91		ns

<sup>(1)</sup> Also known as Pulse Skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



# 6.17 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 44	7.5	11.7	17.5	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 11		0.66	4.2	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction Channels			2.2	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	See Figure 11		1	3.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 11  ce ee ee Gh Sharp See Figure 12		1.2	3.5	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output	9		22	45	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			22	45	ns
	Enable propagation delay, high impedance-to-high output for ISO7840		18	45	ns	
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO7840F	See Figure 12		2	2.5	μS
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μS
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO7840F			18	45	ns
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time $V_{\text{CC}}$ goes below 1.7 V. See Figure 13		0.2	9	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.91		ns


<sup>(1)</sup> Also known as pulse skew.


<sup>(</sup>z) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



#### 6.18 Insulation Characteristics Curves









Figure 4. Thermal Derating Curve for Limiting Power per VDE

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated




## 6.19 Typical Characteristics




# TEXAS INSTRUMENTS

#### 7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 11. Switching Characteristics Test Circuit and Voltage Waveforms




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns,  $t_f \leq$  50  $\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 12. Enable/Disable Propagation Delay Time Test Circuit and Waveform




## **Parameter Measurement Information (continued)**



A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 13. Default Output Delay Time Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated

A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 14. Common-Mode Transient Immunity Test Circuit

Copyright © 2015–2016, Texas Instruments Incorporated




#### 8 Detailed Description

#### 8.1 Overview

The ISO7840 device uses an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the EN pin is low then the output goes to high impedance. The ISO7840 device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions because of the high-frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 15, shows a functional block diagram of a typical channel.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 15. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 16 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 16. On-Off Keying (OOK) Based Modulation Scheme



## 8.3 Feature Description

Table 1 lists the device features.

**Table 1. Device Features** 

PART NUMBER	CHANNEL DIRECTION	RATED ISOLATION	MAXIMUM DATA RATE	DEFAULT OUTPUT
ISO7840	4 Forward,	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mbps	High
1307640	0 Reverse	3700 VRMS / 6000 VPK V	Too Mibps	ПIGII
10070405	4 Forward,	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mhna	Low
ISO7840F	0 Reverse	5700 VRMS / 6000 VPK \ /	100 Mbps	Low

<sup>(1)</sup> See for detailed isolation ratings.

#### 8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge, and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7840 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.



#### 8.4 Device Functional Modes


Table 2 lists the ISO7840 functional modes.

#### Table 2. Function Table (1)

V <sub>CCI</sub>	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT ENABLE (EN2)	OUTPUT (OUTx)	COMMENTS					
		Н	H or open	Н	Normal Operation:					
PU	PU PU		H or open	L	A channel output assumes the logic state of its input.					
. •		Open	H or open	Default	Default mode: When INx is open, the corresponding channel output go its default logic state. Default= High for ISO7840 and Low for ISO7840					
Х	PU	X	L	Z	A low value of Output Enable causes the outputs to be high-impedance					
PD	PU	Х	H or open	Default	Default mode: When $V_{CCl}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default= High for IISO7840 and Low for ISO7840F. When $V_{CCl}$ transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When $V_{CCl}$ transitions from powered-up to unpowered, channel output assumes the selected default state.					
Х	PD	х	х	Undetermined	When $V_{\rm CCO}$ is unpowered, a channel output is undetermined <sup>(3)</sup> . When $V_{\rm CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of its input					

- $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered up ( $V_{CC} \ge 2.25$  V); PD = Powered down ( $V_{CC} \le 1.7$  V); X = Irrelevant; H = High level; L = Low level ; Z = High Impedance
- A strongly driven input signal can weakly power the floating  $V_{CC}$  through an internal protection diode and cause undetermined output. The outputs are in undetermined state when 1.7 V <  $V_{CCI}$ ,  $V_{CCO}$  < 2.25 V.

#### 8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Device I/O Schematics



# 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The ISO7840 device is a high-performance, quad-channel digital isolator with a  $5.7\text{-kV}_{RMS}$  isolation voltage. The device comes with enable pins on each side that can be used to put the respective outputs in high impedance for multi-master driving applications and reduce power consumption. The ISO7840 device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

#### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Isolated Data Acquisition System for Process Control



#### **Typical Application (continued)**

#### 9.2.1 Design Requirements

For this design example, use the parameters shown in Table 3.

**Table 3. Design Parameters** 

PARAMETER	VALUE
Supply voltage	2.25 to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF

## 9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO7840 device only requires two external bypass capacitors to operate.




Figure 19. Typical ISO7840 Circuit Hook-Up

#### 9.2.3 Application Curve

The typical eye diagram of the ISO7840 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 20. Eye Diagram at 100 Mbps PRBS, 5 V and 25°C



## 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu F$  bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas InstrumentsSN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies.



## 11 Layout

#### 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 21). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to Digital Isolator Design Guide.

#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 11.2 Layout Example




Figure 21. Layout Example Schematic

4 Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- ADS1234 24-Bit Analog-to-Digital Converter For Bridge Sensors
- Digital Isolator Design Guide
- Isolation Glossary
- MSP430G2x32, MSP430G2x02 Mixed Signal Microcontroller
- SN6501 Transformer Driver for Isolated Power Supplies

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 4. Related Links** 

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ISO7840	Click here	Click here	Click here	Click here	Click here	
ISO7840F	Click here	Click here	Click here	Click here	Click here	

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution

Copyright © 2015-2016, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




**DW0016B** 



## **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




#### **EXAMPLE BOARD LAYOUT**

# **DW0016B**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **EXAMPLE STENCIL DESIGN**

# **DW0016B**

## SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.




# **DWW0016A**



## **PACKAGE OUTLINE**

# SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
- 4. This dimension does not include interlead flash.




#### **EXAMPLE BOARD LAYOUT**

## **DWW0016A**

## SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




#### **EXAMPLE STENCIL DESIGN**

# **DWW0016A**

## SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.

<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ISO7840DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	Samples
ISO7840DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	Samples
ISO7840DWW	ACTIVE	SOIC	DWW	16	45	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	Samples
ISO7840DWWR	ACTIVE	SOIC	DWW	16	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	Samples
ISO7840FDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	Samples
ISO7840FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	Samples
ISO7840FDWW	ACTIVE	SOIC	DWW	16	45	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	Samples
ISO7840FDWWR	ACTIVE	SOIC	DWW	16	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





A0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7840DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7840DWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1
ISO7840FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7840FDWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7840DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7840DWWR	SOIC	DWW	16	1000	350.0	350.0	43.0
ISO7840FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7840FDWWR	SOIC	DWW	16	1000	350.0	350.0	43.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

#### **TUBE**



#### \*All dimensions are nominal

7 til difficiono di c momina								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO7840DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7840DWW	DWW	SOIC	16	45	507	20	5000	9
ISO7840FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7840FDWW	DWW	SOIC	16	45	507	20	5000	9

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated