SLCS014A -OCTOBER 1977 -REVISED AUGUST 2003

- Single Supply or Dual Supplies
- Wide Range of Supply Voltage ... 2 V to 28 V
- Low Supply-Current Drain Independent of Supply Voltage . . . 0.8 mA Typ
- Low Input Bias Current . . . 25 nA Typ
- Low Input Offset Current . . . 3 nA Typ
- Low Input Offset Voltage . . . 3 mV Typ
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage . . . ±28 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

#### D OR N PACKAGE (TOP VIEW) **10UT** 14 🕅 30UT 20UT **[**] 2 13 1 40UT 12 | GND V<sub>CC</sub> [] 3 11 **∏** 4IN+ 2IN- **∏** 4 10 ¶ 4IN− 2IN+ **∏** 5 1IN- Π 1IN+ **∏** 7 8 3IN−

### description/ordering information


This device consists of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible as long as the difference between the two supplies is 2 V to 28 V and  $V_{CC}$  is a least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

#### ORDERING INFORMATION

TA	V <sub>IO</sub> max AT 25°C	PACKAC	SE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		PDIP (N)	Tube of 25	LM3302N	LM3302N
-40°C to 85°C	20 mV	SOIC (D)	Tube of 50	LM3302D	LM3302
		SOIC (D)	Reel of 2500	LM3302DR	LIVISSUZ


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### symbol (each comparator)





#### schematic



Current values shown are nominal.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	28 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	±28 V
Input voltage range, V <sub>I</sub> (either input)	–0.3 V to 28 V
Output voltage, V <sub>O</sub>	28 V
Output current, I <sub>O</sub>	20 mA
Duration of output short-circuit to ground (see Note 3)	Unlimited
Package thermal impedance, $\theta_{JA}$ (see Notes 4 and 5): D package	86°C/W
N package	80°C/W
Operating virtual junction temperature, T <sub>J</sub>	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. There are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground.
  - 2. Differential voltages are at IN+ with respect to IN-.
  - 3. Short circuits from the output to  $V_{CC}$  can cause excessive heating and eventual destruction.
  - 4. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.



SLCS014A -OCTOBER 1977 -REVISED AUGUST 2003

# electrical characteristics at specified free-air temperature, $V_{CC}$ = 5 V (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS†	TA	MIN	TYP	MAX	UNIT
\/	lanut affact valtage	$V_{CC} = 5 \text{ V to } 28 \text{ V},$	V <sub>IC</sub> = V <sub>ICR</sub> min,	25°C		3	20	
VIO	Input offset voltage	V <sub>O</sub> = 1.4 V		–40°C to 85°C			40	mV
	lanut affact valtage	\/- 4 4\/		25°C		3	100	A
lio	Input offset voltage	V <sub>O</sub> = 1.4 V		–40°C to 85°C			300	nA
	lanut higa gurrant			25°C		-25	-500	~^
IB	Input bias current			-40°C to 85°C			-1000	nA
.,	Common-mode input			25°C	0 to V <sub>CC</sub> -1.5			.,,
VICR	voltage range			-40°C to 85°C	0 to V <sub>CC</sub> -2			V
AVD	Large-signal differential voltage amplification	$V_{CC} = 15 \text{ V},$ $R_L = 15 \Omega \text{ to } V_{CC}$	$V_0 = 1.4 \text{ V to } 11.4 \text{ V},$	25°C	2	30		V/mV
	High lavel autout armout	V 4.V	V 5.V	25°C		0.1		nA
ІОН	High-level output current	V <sub>ID</sub> = 1 V,	V <sub>OH</sub> = 5 V	–40°C to 85°C			1	μΑ
.,	Lave lavel avitavit valta as	V 4.V	1 4 4	25°C		150	500	\/
VOL	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 4 \text{ mA}$	-40°C to 85°C			700	mV
lOL	Low-level output current	V <sub>ID</sub> = 1 V,	V <sub>OL</sub> = 1.5 V	25°C	6	16		mA
ICC	Supply current (four comparators)	V <sub>O</sub> = 2.5 V,	No load	25°C		0.8		mA

<sup>†</sup> All characteristics are measured with zero common-mode input voltage unless otherwise specified.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TYP	UNIT			
Decrease time	D. EdkOto EV	0. 45 mEt	Con Note C	100-mV input step with 5-mV overdrive	1.3	
Response time	$R_L = 5.1 \text{ k}\Omega \text{ to 5 V},$	$C_L = 15 pF^{\ddagger}$ ,	See Note 6	TTL-level input step	0.3	μs

‡ C<sub>L</sub> includes probe and jig capacitance.

NOTE 6: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



www.ti.com 13-Aug-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3302D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM3302	Samples
LM3302DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM3302	Samples
LM3302DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM3302	Samples
LM3302N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	LM3302N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Aug-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Apr-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3302DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Apr-2023



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3302DR	SOIC	D	14	2500	340.5	336.1	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Apr-2023

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM3302D	D	SOIC	14	50	506.6	8	3940	4.32
LM3302N	N	PDIP	14	25	506	13.97	11230	4.32

# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated