



LMK00334-Q1 SNAS760A - APRIL 2018 - REVISED JANUARY 2022

LMK00334-Q1 Four-Output Clock Buffer and Level Translator for PCle Gen 1 to Gen 5

1 Features

- AEC-Q100 Qualified for Automotive Applications:
 - Device Temperature Grade 2: –40°C to 105°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C5
 - Device MM ESD Classification Level M2
- 3:1 Input multiplexer
 - Two universal inputs operate up to 400 MHz and accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or single-ended clocks
 - One crystal input accepts a 10- to 40-MHz crystal or single-ended clock
- Two banks with two differential outputs each
 - HCSL, or Hi-Z (selectable)
 - Additive RMS phase jitter for PCle Gen3/Gen4 at 100 MHz:
 - 30 fs RMS (typical)
- High PSRR: -72 dBc at 156.25 MHz
- LVCMOS output with synchronous enable input
- Pin-controlled configuration
- V_{CC} core supply: 3.3 V ± 5%
- Three independent V_{CCO} output supplies: 3.3 V, 2.5 V ± 5%
- Industrial temperature range: -40°C to +105°C
- 32-pin WQFN (5 mm × 5 mm)

2 Applications

- Infotainment: telematics
- Control unit infotainment: head unit
- ADAS: autonomous driving controller

3 Description

The LMK00334-Q1 device is a 4-output HCSL fanout buffer intended for high-frequency, low-jitter clock, data distribution, and level translation. It is capable of distributing the reference clock for ADCs, DACs, multi-gigabit ethernet, XAUI, fibre channel, SATA/SAS, SONET/SDH, CPRI, and high-frequency backplanes.


The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of two HCSL outputs and one LVCMOS output. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00334-Q1 operates from a 3.3-V core supply and three independent 3.3-V or 2.5-V output supplies.

The LMK00334-Q1 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMK00334-Q1	WQFN (32)	5.00 mm × 5.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



LMK00334-Q1 Functional Block Diagram



Table of Contents

1 Features1	9 Application and Implementation	15
2 Applications1	9.1 Application Information	15
3 Description	9.2 Typical Application	
4 Revision History2	10 Power Supply Recommendations	
5 Pin Configuration and Functions3	10.1 Current Consumption and Power Dissipation	
6 Specifications4	Calculations	20
6.1 Absolute Maximum Ratings4	10.2 Power Supply Bypassing	
6.2 ESD Ratings	11 Layout	
6.3 Recommended Operating Conditions5	11.1 Layout Guidelines	
6.4 Thermal Information5	11.2 Layout Example	
6.5 Electrical Characteristics5	11.3 Thermal Management	
6.6 Propagation Delay and Output Skew8	12 Device and Documentation Support	
6.7 Typical Characteristics9	12.1 Documentation Support	25
7 Parameter Measurement Information 11	12.2 Receiving Notification of Documentation Updates	
7.1 Differential Voltage Measurement Terminology11	12.3 Support Resources	25
8 Detailed Description12	12.4 Trademarks	25
8.1 Overview	12.5 Electrostatic Discharge Caution	25
8.2 Functional Block Diagram12	12.6 Glossary	25
8.3 Feature Description12	13 Mechanical, Packaging, and Orderable	
8.4 Device Functional Modes14	Information	25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (April 2018) to Revision A (January 2022)	Page
•	Changed data sheet title	
•	Added PCIe Gen 5.0 to the data sheet	1
•	Added links to the Applications section	1
	Added text to the <i>Description</i> section	
	Added example board layout to Packaging Information section	



5 Pin Configuration and Functions




Figure 5-1. RTV Package 32-Pin WQFN Top View

Table 5-1. Pin Functions⁽³⁾

P	rin	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
CLKin_SEL0	13	ı	Clock input selection pins (2)
CLKin_SEL1	16	1	Clock input selection pins (2)
CLKin0	14	1	Universal clock input 0 (differential/single-ended)
CLKin0*	15	ı	Universal clock input 0 (differential/single-ended)
CLKin1	27	I	Universal clock input 1 (differential/single-ended)
CLKin1*	26	ı	Universal clock input 1 (differential/single-ended)
CLKout_EN	9	1	Bank A and Bank B low active output buffer enable. (2)
CLKoutA0	3	0	Differential clock output A0.
CLKoutA0*	4	0	Differential clock output A0.
CLKoutA1	6	0	Differential clock output A1.
CLKoutA1*	7	0	Differential clock output A1.
CLKoutB1	19	0	Differential clock output B1.
CLKoutB1*	18	0	Differential clock output B1.
CLKoutB0	22	0	Differential clock output B0.
CLKoutB0*	21	0	Differential clock output B0.
GND	1, 8 17, 24	GND	Ground
NC	25	_	Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in the <i>Absolute Maximum Ratings</i> .
OSCin	11	1	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
OSCout	12	0	Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock.
REFout	29	0	LVCMOS reference output. Enable output by pulling REFout_EN pin high.
REFout_EN	31	1	REFout enable input. Enable signal is internally synchronized to selected clock input. (2)



Table 5-1. Pin Functions⁽³⁾ (continued)

	PIN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
V _{CC}	10, 28, 32	PWR	Power supply for Core and Input Buffer blocks. The V_{CC} supply operates from 3.3 V. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CC} pin.
V _{CCOA}	2, 5	PWR	Power supply for Bank A Output buffers. V_{CCOA} operates from 3.3 V or 2.5 V. The V_{CCOA} pins are internally tied together. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CCO} pin. (1)
V _{CCOB}	20, 23	PWR	Power supply for Bank B Output buffers. V_{CCOB} operates from 3.3 V or 2.5 V. The V_{CCOB} pins are internally tied together. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CCO} pin. (1)
V _{CCOC}	30	PWR	Power supply for REFout buffer. V_{CCOC} operates from 3.3 V or 2.5 V. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CCO} pin. (1)

- (1) The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
- (2) CMOS control input with internal pulldown resistor.
- (3) Any unused output pins should be left floating with minimum copper length (see note in Clock Outputs), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See Clock Outputs for output configuration and Termination and Use of Clock Drivers for output interface and termination techniques.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{CC} , V _{CCO}	Supply voltages	-0.3	3.6	V
V _{IN}	Input voltage	-0.3	$(V_{CC} + 0.3)$	V
T _L	Lead temperature (solder 4 s)		260	°C
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V
		Machine model (MM)	±150	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
T _A	Ambient temperature	nbient temperature			105	°C
TJ	Junction temperature			125	°C	
V _{CC}	Core supply voltage	3.15	3.3	3.45	V	
.,	Output supply valtage(1) (2)	3.3-V range	3.3 – 5%	3.3	3.3 + 5%	.,
V _{cco}	Output supply voltage ⁽¹⁾ (2)	2.5-V range	2.5 – 5%	2.5	2.5 + 5%	v

⁽¹⁾ The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

6.4 Thermal Information

		LMK00334-Q1 (2)	
	THERMAL METRIC ⁽¹⁾	RTV (WQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	7.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Unless otherwise specified: $V_{CC} = 3.3 \text{ V} \pm 5\%$, $V_{CCO} = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_{A} \leq 105^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3 \text{ V}$, $V_{CCO} = 3.3$

	PARAMETER	TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
CURRENT CO	DNSUMPTION (1)						
ICC CORE	Core supply current, all outputs	CLKinX selected			8.5	10.5	mA
ICC_CORE	disabled	OSCin selected			10	13.5	mA
ICC_HCSL					50	58.5	mA
ICC_CMOS					3.5	5.5	mA
ICCO_HCSL	Additive output supply current, HCSL banks enabled	Includes output bank bias and load currents for both banks, R_T = 50 Ω on all outputs			65	81.5	mA
ICCO CMOS	Additive output supply current,	200 MHz, C ₁ = 5 pF	V _{CCO} = 3.3 V ±5%		9	10	mA
ICCO_CIVIOS	LVCMOS output enabled	200 MHZ, OL = 5 PF	V _{CCO} = 2.5V ± 5%		7	5 10.5 0 13.5 0 58.5 5 5.5 6 81.5 9 10	mA

⁽²⁾ V_{CCO} for any output bank should be less than or equal to V_{CC} ($V_{CCO} \le V_{CC}$).

⁽²⁾ Specification assumes 5 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. TI recommends using the maximum number of vias in the board layout.

Unless otherwise specified: V_{CC} = 3.3 V ± 5%, V_{CCO} = 3.3 V ± 5%, 2.5 V ± 5%, -40°C ≤ T_A ≤ 105°C, CLKin driven differentially, input slew rate ≥ 3 V/ns. Typical values represent the most likely parametric norms at V_{CC} = 3.3 V, V_{CCO} = 3.5 v, V_{CCO} = 3.5

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
POWER SUI	PPLY RIPPLE REJECTION (PSRR)						
DCDD	Ripple-induced phase spur level ⁽²⁾	156.25 MHz			-72		dBc
PSRR _{HCSL}	Differential HCSL Output	312.5 MHz			-63		abc
CMOS CON	TROL INPUTS (CLKin_SELn, CLKout	_TYPEn, REFout_EN)				
V _{IH}	High-level input voltage			1.6		V _{CC}	V
V _{IL}	Low-level input voltage			GND		0.4	V
I _{IH}	High-level input current	V _{IH} = V _{CC} , internal pu	ılldown resistor			50	μA
I _{IL}	Low-level input current	V _{IL} = 0 V, internal pulldown resistor		-5	0.1		μA
CLOCK INPI	UTS (CLKin0/CLKin0*, CLKin1/CLKin	1*)					
f_{CLKin}	Input frequency range ⁽⁸⁾	Functional up to 400 Output frequency rar per output type (refer specifications)	ge and timing specified	DC		400	MHz
V _{IHD}	Differential input high voltage	CLKin driven differentially				Vcc	V
V _{ILD}	Differential input low voltage			GND			V
V _{ID}	Differential input voltage swing ⁽³⁾		1			1.3	V
	Differential input CMD common- mode voltage	V _{ID} = 150 mV		0.25		V _{CC} – 1.2	V
V_{CMD}		V _{ID} = 350 mV		0.25		V _{CC} – 1.1	
	mode vollage	V _{ID} = 800 mV		0.25		V _{CC} - 0.9	
V _{IH}	Single-ended input high voltage					V _{CC}	V
V _{IL}	Single-ended input low voltage	CLKinX driven single	-ended (AC- or DC-	GND			V
V_{I_SE}	Single-ended input voltage swing ⁽⁸⁾	coupled), CLKinX* A		0.3		2	Vpp
V_{CM}	Single-ended input CM common- mode voltage	externally biased with	IIII V _{CM} range	0.25		V _{CC} – 1.2	V
			f _{CLKin0} = 100 MHz		-84		
ISO _{MUX}	Mux isolation, CLKin0 to CLKin1	f _{OFFSET} > 50 kHz,	f _{CLKin0} = 200 MHz		-82		dBc
ISOMUX	wax isolation, CENITO to CENITT	P _{CLKinX} = 0 dBm	f _{CLKin0} = 500 MHz		-71		UDC
			f _{CLKin0} = 1000 MHz		-65		
CRYSTAL IN	ITERFACE (OSCin, OSCout)						
F _{CLK}	External clock frequency range ⁽⁸⁾	OSCin driven single-	OSCin driven single-ended, OSCout floating			250	MHz
F _{XTAL}	Crystal frequency range		crystal ESR ≤ 200 Ω (10 25 Ω (30 to 40 MHz) ⁽⁴⁾	10		40	MHz
C _{IN}	OSCin input capacitance				1		pF

www.ti.com

Unless otherwise specified: $V_{CC} = 3.3 \text{ V} \pm 5\%$, $V_{CCO} = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_{A} \leq 105^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3 \text{ V}$, $V_{CCO} = 3.3$

PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
TS (CLKoutAn/CLKoutAn*, CLKout	:Bn/CLKoutBn*)					
Output frequency range ⁽⁸⁾	$R_L = 50 \Omega$ to GND, C_L	≤ 5 pF	DC		400	MHz
Additive RMS phase jitter for PCle 5.0	PCle Gen 5 filter	CLKin: 100 MHz, slew rate ≥ 0.5 V/ns		0.015	0.03	ps
Additive RMS phase jitter for PCle 4.0	PCIe Gen 4, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, slew rate ≥ 1.8 V/ns		0.03		ps
Additive RMS phase jitter for PCle 3.0	PCIe Gen 3, PLL BW = 2–5 MHz, CDR = 10 MHz	CLKin: 100 MHz, slew rate ≥ 0.6 V/ns		0.03		ps
Additive RMS jitter integration bandwidth 12 MHz to 20 MHz ⁽⁵⁾	V_{CCO} = 3.3 V, R _T = 50 Ω to GND	CLKin: 100 MHz, slew rate ≥ 3 V/ns		77		fs
Noise floor f _{OFFSET} ≥ 10 MHz ⁽⁶⁾ (7)	V_{CCO} = 3.3 V, R _T = 50 Ω to GND	CLKin: 100 MHz, slew rate ≥ 3 V/ns		-161.3		dBc/Hz
Duty cycle ⁽⁸⁾	50% input clock duty cycle		45%		55%	
Output high voltage	T _A = 25°C, DC measur	rement,	520	810	920	mV
Output low voltage	$R_T = 50 \Omega$ to GND		-150	0.5	150	mV
Absolute crossing voltage ⁽⁹⁾	$R_L = 50 \Omega$ to GND, C_L	≤ 5 pF		350		mV
Output rise time 20% to 80% ⁽⁹⁾ (12)	250 MHz, uniform tran	smission line up to 10		225	400	ps
Output fall time 80% to 20% ⁽⁹⁾ (12)	in. with 50- Ω characteristic impedance, R _L = 50 Ω to GND, C _L \leq 5 pF			225	400	ps
TPUT (REFout)						
Output frequency range ⁽⁸⁾	C _L ≤ 5 pF		DC		250	MHz
Additive RMS jitter integration bandwidth 1 MHz to 20 MHz ⁽⁵⁾	$V_{CCO} = 3.3 \text{ V},$ $C_L \le 5 \text{ pF}$	100 MHz, input slew rate ≥ 3 V/ns		95		fs
Noise floor f _{OFFSET} ≥ 10 MHz ⁽⁶⁾ (7)	$V_{CCO} = 3.3 \text{ V},$ $C_L \le 5 \text{ pF}$	100 MHz, input slew rate ≥ 3 V/ns		-159.3		dBc/Hz
Duty cycle ⁽⁸⁾	50% input clock duty c	ycle	45%		55%	
Output high voltage	1-mA load		V _{CCO} – 0.1			V
Output low voltage					0.1	V
Output high current (source)		V _{CCO} = 3.3 V		28		mA
	\ \ -\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V _{CCO} = 2.5 V		20		IIIA
Output low current (sink)	vo - vcco/2	V _{CCO} = 3.3 V		28		m^
		V _{CCO} = 2.5 V		20		mA
Output rise time 20% to 80% ⁽⁹⁾	250 MHz, uniform transmission line up to 10			225		ps
Output fall time 80% to 20% ⁽¹⁰⁾				225		ps
0 1 11 11 (10)	C _L ≤ 5 pF rate ≥ 3 V/ns 50% input clock duty cycle 1-mA load $V_{CCO} = 3.3 V$ $V_{CCO} = 2.5 V$ $V_{CCO} = 3.3 V$ $V_{CCO} = 2.5 V$ $V_{CCO} = 2.5 V$		3		cycles	
Output enable time ⁽¹⁰⁾					Cycles	
	Output frequency range ⁽⁸⁾ Additive RMS phase jitter for PCIe 5.0 Additive RMS phase jitter for PCIe 4.0 Additive RMS phase jitter for PCIe 3.0 Additive RMS phase jitter for PCIe 3.0 Additive RMS jitter integration bandwidth 12 MHz to 20 MHz ⁽⁵⁾ Noise floor f _{OFFSET} ≥ 10 MHz ⁽⁶⁾ (7) Duty cycle ⁽⁸⁾ Output high voltage Output low voltage Absolute crossing voltage ⁽⁹⁾ Output rise time 20% to 80% ⁽⁹⁾ (12) PUT (REFout) Output frequency range ⁽⁸⁾ Additive RMS jitter integration bandwidth 1 MHz to 20 MHz ⁽⁵⁾ Noise floor f _{OFFSET} ≥ 10 MHz ⁽⁶⁾ (7) Duty cycle ⁽⁸⁾ Output high voltage Output high voltage Output high voltage Output low voltage Output low voltage Output low voltage Output low current (source) Output low current (sink) Output rise time 20% to 80% ⁽⁹⁾ Output fall time 80% to 20% ⁽¹⁰⁾	PARAMETER TEST CO TS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*) $R_L = 50 \Omega$ to GND, C_L Additive RMS phase jitter for PCIe 5.0 PCIe Gen 5 filter Additive RMS phase jitter for PCIe 4.0 PCIe Gen 4, PLL BW = 2–5 MHz, CDR = 10 MHz Additive RMS phase jitter for PCIe 3.0 PCIe Gen 3, PLL BW = 2–5 MHz, CDR = 10 MHz Additive RMS jitter integration bandwidth 12 MHz to 20 MHz(5) VCCO = 3.3 V, RT = 50 Ω to GND Noise floor $f_{OFFSET} \ge 10 \text{ MHz}(6)$ (7) VCCO = 3.3 V, RT = 50 Ω to GND Duty cycle(8) 50% input clock duty or GND Output high voltage TA = 25°C, DC measure RT = 50 Ω to GND Output low voltage RL = 50 Ω to GND, CL Output fall time 80% to 20%(9) (12) 250 MHz, uniform transin, with 50-Ω character 50 Ω to GND, CL ≤ 5 pF PUT (REFout) Output frequency range(8) CL ≤ 5 pF Additive RMS jitter integration bandwidth 1 MHz to 20 MHz(6) (7) VCCO = 3.3 V, CL ≤ 5 pF Noise floor $f_{OFFSET} \ge 10 \text{ MHz}(6)$ (7) VCCO = 3.3 V, CL ≤ 5 pF Output high voltage 1-mA load Output high current (source) 1-mA load Output low current (sink) VO = VCCO / 2 Output fall time 80% to	$ \begin{array}{ c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} \\ \hline \textbf{TS (CLKoutAn/CLKoutAn^*, CLKoutBn/CLKoutBn^*)} \\ \hline \textbf{Output frequency range}^{(8)} & R_L = 50 \ \Omega \ \text{to GND, C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS phase jitter for PCle} \\ \hline \textbf{5.0} & PCle \ \text{Gen 5 filter} \\ \hline \textbf{Additive RMS phase jitter for PCle} \\ \hline \textbf{4.0} & PCle \ \text{Gen 4} \\ \hline \textbf{PLL } \ \text{BW} = 2-5 \ \text{MHz}, \\ \hline \textbf{CDR} = 10 \ \text{MHz} \\ \hline \textbf{Additive RMS phase jitter for PCle} \\ \hline \textbf{3.0} & PCle \ \text{Gen 3}, \\ \hline \textbf{Additive RMS phase jitter for PCle} \\ \hline \textbf{3.0} & PCle \ \text{Gen 3}, \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{bandwidth 12 MHz to 20 MHz}^{(6)} & V_{CCO} = 3.3 \ \text{V}, \\ \hline \textbf{RT} = 50 \ \Omega \ \text{to GND} \\ \hline \textbf{RT} = 50 \ \Omega \ \text{to GND} \\ \hline \textbf{Noise floor f}_{OFFSET} \geq 10 \ \text{MHz}^{(6)} \ \text{(7)} \\ \hline \textbf{RT} = 50 \ \Omega \ \text{to GND} \\ \hline \textbf{Absolute crossing voltage}^{(9)} \\ \hline \textbf{Output low voltage} \\ \hline \textbf{Absolute rossing voltage}^{(9)} \\ \hline \textbf{Absolute rossing voltage}^{(9)} \\ \hline \textbf{Output frequency range}^{(8)} \\ \hline \textbf{CL} \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{to GND}, \ \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Output frequency range}^{(8)} \\ \hline \textbf{CL} \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{to GND}, \ \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{to GND}, \ \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{to GND}, \ \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{to GND}, \ \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{to MHz}^{(6)} \ \text{(7)} \\ \hline \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{to MHz}^{(6)} \ \text{(7)} \\ \hline \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{MHz}^{(6)} \ \text{(7)} \\ \hline \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{MHz}^{(6)} \ \text{(7)} \\ \hline \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Additive RMS jitter integration} \\ \hline \textbf{Sto } 10 \ \text{MHz}^{(6)} \ \text{(7)} \\ \hline \textbf{C}_L \leq 5 \ \text{pF} \\ \hline \textbf{Duty cycle}^{(8)} \\ \hline Output high vo$	TEST CONDITIONS MIN TS (CLKoutAn/CLKoutAn*, CLKoutBn/CLKoutBn*) Output frequency range(®) Additive RMS phase jitter for PCIe 5.0 Additive RMS phase jitter for PCIe 4.0 Additive RMS phase jitter for PCIe 5.0 Additive RMS phase jitter for PCIe 4.0 Additive RMS phase jitter for PCIe 5.0 Additive RMS phase jitter for PCIe 5.0 Additive RMS phase jitter for PCIe 6.0 Additive RMS phase jitter for PCIe 7.0 Additive RMS phase jitter for PCIe 8.0 Additive RMS jitter integration 8.0 Duty cycle(®) Absolute orossing voltage(®) Absolute crossing voltage(®) Absolute crossing voltage(®) Absolute ration 20% to 80%(®) (12) Output fall time 80% to 20%(®) (12) Output frequency range(®) Additive RMS jitter integration 9.0 Additive RMS jitter for PCle 2.5 Additive RMS jitter for PCle 2.5 Additive RMS jitter for	PARAMETER TEST CONDITIONS MIN TYP	PARAMETER TEST CONDITIONS MIN TYP MAX

- (1) See Power Supply Recommendations and Thermal Management for more information on current consumption and power dissipation calculations.
- (2) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the V_{CCO} supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [(2 × 10^(PSRR / 20)) / (π × f_{CLK})] × 1E12
- (3) See Differential Voltage Measurement Terminology for definition of V_{ID} and V_{OD} voltages.
- (4) The ESR requirements stated must be met to ensure that the oscillator circuitry has no start-up issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to Crystal Interface for crystal drive level considerations.



- (5) For the 100-MHz and 156.25-MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: J_{ADD} = SQRT(J_{OUT} ² J_{SOURCE} ²), where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625-MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J_{ADD} = SQRT(2 × 10^{dBc/10}) / (2 × π × f_{CLK}), where dBc is the phase noise power of the Output Noise Floor integrated from 12-kHz to 20-MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10 × log₁₀(20 MHz 12 kHz).
- (6) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (7) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common-mode noise rejection. However, TI recommends using the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (8) Specification is ensured by characterization and is not tested in production.
- (9) AC timing parameters for HCSL or LVCMOS are dependent on output capacitive loading.
- (10) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout_EN is pulled low. The REFout_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.
- (11) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.
- (12) Parameter is specified by design, not tested in production.

6.6 Propagation Delay and Output Skew

				MIN	TYP	MAX	UNIT	
t _{PD_HCSL}	Propagation delay CLKin-to-HCSL (1)	R _T = 50 Ω to GI	$R_T = 50 \Omega$ to GND, $C_L \le 5 pF$				ps	
t _{PD_CMOS}	Propagation delay CLKin-to-LVCMOS ⁽¹⁾	C ₁ ≤ 5 pF	V _{CCO} = 3.3 V		1475		ne	
		CL ≥ 3 pr	V _{CCO} = 2.5 V		1550		ps ps	
t _{SK(O)}	Output skew ⁽¹¹⁾ (9)		Skew specified between any two CLKouts.				ps	
t _{SK(PP)}	Part-to-part output skew ⁽¹⁾ (2)		s are the same as ay specifications.		80		ps	


- (1) AC timing parameters for HCSL or LVCMOS are dependent on output capacitive loading.
- (2) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.

Product Folder Links: LMK00334-Q1



6.7 Typical Characteristics

Unless otherwise specified: V_{CC} = 3.3 V, V_{CCO} = 3.3 V, T_A = 25°C, CLKin driven differentially, input slew rate ≥ 3 V/ns.



6.7 Typical Characteristics (continued)

Unless otherwise specified: V_{CC} = 3.3 V, V_{CCO} = 3.3 V, T_A = 25°C, CLKin driven differentially, input slew rate ≥ 3 V/ns.




Figure 6-11. HCSL Phase Noise at 100 MHz

7 Parameter Measurement Information

7.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions, causing confusion when reading data sheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and noninverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the noninverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground; it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.

Figure 7-1 illustrates the two different definitions side-by-side for inputs and Figure 7-2 illustrates the two different definitions side-by-side for outputs. The V_{ID} (or V_{OD}) definition show the DC levels, V_{IH} and V_{OL} (or V_{OH} and V_{OL}), that the noninverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the noninverting signal voltage potential is now increasing and decreasing above and below the noninverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).




Figure 7-1. Two Different Definitions for Differential Input Signals




Figure 7-2. Two Different Definitions for Differential Output Signals


Refer to Common Data Transmission Parameters and their Definitions (SNLA036) for more information.

8 Detailed Description

8.1 Overview

The LMK00334-Q1 is a 4-output HCSL clock fanout buffer with low additive jitter that can operate up to 400 MHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of two HCSL outputs, one LVCMOS output, and three independent output buffer supplies. The input selection and output buffer modes are controlled through pin strapping. The device is offered in a 32-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Crystal Power Dissipation vs. R_{LIM}

For Figure 6-10, the following applies:

- The typical RMS jitter values in the plots show the total output RMS jitter (J_{OUT}) for each output buffer type and the source clock RMS jitter (J_{SOURCE}). From these values, the Additive RMS Jitter can be calculated as: J_{ADD} = SQRT(J_{OUT} ² – J_{SOURCE} ²).
- 20-MHz crystal characteristics: Abracon ABL series, AT cut, C_L = 18 pF, C_0 = 4.4 pF measured (7 pF maximum), ESR = 8.5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 μ W typical).
- 40-MHz crystal characteristics: Abracon ABLS2 series, AT cut, C_L = 18 pF, C₀ = 5 pF measured (7 pF maximum), ESR = 5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 µW typical).

8.3.2 Clock Inputs

The input clock can be selected from CLKin0/CLKin0*, CLKin1/CLKin1*, or OSCin. Clock input selection is controlled using the CLKin_SEL[1:0] inputs as shown in Table 8-1. Refer to *Driving the Clock Inputs* for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start up and its clock will be distributed to all outputs. Refer to *Crystal Interface* for more information. Alternatively, OSCin may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

Table 8-1. Input Selection

CLKin_SEL1	CLKin_SEL0	SELECTED INPUT
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	X	OSCin

Table 8-2 shows the output logic state vs. input state when either CLKin0/CLKin0* or CLKin1/CLKin1* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

Table 8-2. CLKin Input vs. Output States

STATE OF SELECTED CLKin	STATE OF ENABLED OUTPUTS
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high

8.3.3 Clock Outputs

The HCSL output buffer for both Bank A and B outputs are can be disabled to Hi-Z using the CLKout_EN [1:0] as shown in Table 8-3. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If all differential outputs are not used, TI recommends disabling (Hi-Z) the banks to reduce power. Refer to Termination and Use of Clock Drivers for more information on output interface and termination techniques.

Note

For best soldering practices, the minimum trace length for any unused pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

Table 8-3. Differential Output Buffer Type Selection

CLKout_EN	CLKoutX BUFFER TYPE (BANK A AND B)
0	HCSL
1	Disabled (Hi-Z)

Copyright © 2022 Texas Instruments Incorporated

8.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the V_{CCO} voltage. REFout can be enabled or disabled using the enable input pin, REFout EN, as shown in Table 8-4.

Table 8-4. Reference Output Enable

REFout_EN	REFout STATE
0	Disabled (Hi-Z)
1	Enabled

The REFout_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within three cycles (t_{EN}) of the input clock after REFout_EN is toggled high. REFout will be disabled within three cycles (t_{DIS}) of the input clock after REFout_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a $1-k\Omega$ load to ground, then the output will be pulled to low when disabled.

8.4 Device Functional Modes

8.4.1 V_{CC} and V_{CCO} Power Supplies

The LMK00334-Q1 has separate 3.3-V core supplies (V_{CC}) and three independent 3.3-V or 2.5-V output power supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5-V receiver devices. The output levels for HCSL are relatively constant over the specified V_{CCO} range. Refer to *Power Supply Recommendations* for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

Note

Take care to ensure the V_{CCO} voltages do not exceed the V_{CC} voltage to prevent turning-on the internal ESD protection circuitry.

Product Folder Links: LMK00334-Q1

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

A common automotive PCIe application, such as ADAS (Advanced Driver Assistance Systems), requires several clocks and timing sources to drive the building blocks of the system. In a common ADAS system, the clock is distributed to an SoC, PCIe Switch, WiFi Controller, and Gigabit Ethernet to transmit high-speed video data from the IP-Based Cameras on the vehicle. The LMK00334-Q1 provides an automotive qualified solution that saves cost and space. When transmitting high-speed video data, the additive jitter of the buffer clock may noticeably impact performance. In order to optimize signal speed and cable length, system designs must account for this additive jitter. The LMK00334-Q1 is an ultra-low-jitter PCIe clock buffer suitable for current and future automotive PCIe applications.

9.2 Typical Application




Figure 9-1. Example Automotive Application

9.2.1 Design Requirements

9.2.1.1 Driving the Clock Inputs

The LMK00334-Q1 has two universal inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept DC-coupled, 3.3-V or 2.5-V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in *Electrical Characteristics*. The device can accept a wide range of signals due to its wide input common-mode voltage range (V_{CM}) and input voltage swing (V_{ID}) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the V_{CM} range. Refer to *Termination and Use of Clock Drivers* for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode rejection. Refer to the *Noise Floor vs. CLKin Slew Rate* and *RMS Jitter vs. CLKin Slew Rate* plots in *Typical Characteristics*.

While TI recommends driving the CLKin/CLKin* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the single-ended input specifications for CLKin pins listed in the *Electrical Characteristics*. For large single-ended input signals, such as 3.3-V or 2.5-V LVCMOS, a $50-\Omega$ load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in Figure 9-2. The output impedance of the LVCMOS driver plus Rs should be close to $50~\Omega$ to match the characteristic impedance of the transmission line and load termination.




Figure 9-2. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC-coupled to CLKinX as shown in Figure 9-3. A 50- Ω load resistor should be placed near the CLKin input for signal attenuation and line termination. Because half of the single-ended swing of the driver (V_{O,PP} / 2) drives CLKinX, CLKinX* should be externally biased to the midpoint voltage of the attenuated input swing ((V_{O,PP} / 2) × 0.5). The external bias voltage should be within the specified input common voltage (V_{CM}) range. This can be achieved using external biasing resistors in the k Ω range (R_{B1} and R_{B2}) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 9-3. Single-Ended LVCMOS Input, DC Coupling With Common-Mode Biasing

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 9-4. The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, TI recommends using either universal input (CLKinX) because it offers higher operating frequency, better common-mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 9-4. Driving OSCin With a Single-Ended Input

9.2.1.2 Crystal Interface

The LMK00334-Q1 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 9-5.




Figure 9-5. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 to 20 pF. While C_L is specified for the crystal, the OSCin input capacitance (C_{IN} = 1 pF typical) of the device and PCB stray capacitance (C_{STRAY} is approximately around 1 to 3 pF) can affect the discrete load capacitor values, C_1 and C_2 .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} \times C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$
(1)

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 1 can be rewritten in terms of C_1 only:

$$C_1 = C_1^2 / (2 \times C_1) + C_{IN} + C_{STRAY}$$
 (2)

Finally, solve for C₁:

$$C_1 = (C_I - C_{IN} - C_{STRAY}) \times 2 \tag{3}$$

Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer must ensure the crystal power dissipation

Copyright © 2022 Texas Instruments Incorporated

does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start up and maintain steady-state operation.

The power dissipated in the crystal, P_{XTAL}, can be computed by:

$$P_{XTAL} = I_{RMS}^{2} \times R_{ESR} \times (1 + C_0/C_L)^2$$
(4)

where

- I_{RMS} is the RMS current through the crystal.
- R_{ESR} is the maximum equivalent series resistance specified for the crystal
- C_L is the load capacitance specified for the crystal
- C₀ is the minimum shunt capacitance specified for the crystal

 I_{RMS} can be measured using a current probe (Tektronix CT-6 or equivalent, for example) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in Figure 9-5, an external resistor, R_{LIM} , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 k Ω .

9.2.2 Detailed Design Procedure

9.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers, keep these guidelines in mind for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- · Clock drivers should be presented with the proper loads.
 - HCSL drivers are switched current outputs and require a DC path to ground through 50-Ω termination.
- Receivers should be presented with a signal biased to their specified DC bias level (common-mode voltage)
 for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage
 level; in this case, the signal should normally be AC coupled.

9.2.2.2 Termination for DC-Coupled Differential Operation

For DC-coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 9-6. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50- Ω termination resistors.




Figure 9-6. HCSL Operation, DC Coupling

9.2.2.3 Termination for AC-Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Because AC-coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

9.2.3 Application Curve




Figure 9-7. HCSL Phase Noise at 100 MHz

10 Power Supply Recommendations

10.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in *Electrical Characteristics* can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V_{CC} core supply current (I_{CC_TOTAL}) can be calculated using Equation 5:

$$I_{CC TOTAL} = I_{CC CORE} + I_{CC BANKS} + I_{CC CMOS}$$
 (5)

where

- I_{CC_CORF} is the V_{CC} current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I_{CC HCSL} is the V_{CC} current for Banks A and B
- I_{CC CMOS} is the V_{CC} current for the LVCMOS output (or 0 mA if REFout is disabled).

Because the output supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}) can be powered from three independent voltages, the respective output supply currents ($I_{CCO\ BANK\ A}$, $I_{CCO\ BANK\ B}$, and $I_{CCO\ CMOS}$) should be calculated separately.

 I_{CCO_BANK} for either Bank A or B may be taken as 50% of the corresponding output supply current specified for two banks (I_{CCO_HCSL}) provided the output loading matches the specified conditions. Otherwise, I_{CCO_BANK} should be calculated per bank as shown in Equation 6:

$$I_{CCO BANK} = I_{BANK BIAS} + (N \times I_{OUT LOAD})$$
 (6)

where

- I_{BANK BIAS} is the output bank bias current (fixed value).
- I_{OUT} LOAD is the DC load current per loaded output pair.
- N is the number of loaded output pairs (N = 0 to 2).

Table 10-1 shows the typical I_{BANK} BIAS values and I_{OUT} LOAD expressions for HCSL.

Table 10-1. Typical Output Bank Bias and Load Currents

CURRENT PARAMETER	HCSL
I _{BANK_BIAS}	2.4 mA
I _{OUT LOAD}	V _{OH} /R _T

Once the current consumption is known for each supply, the total power dissipation (P_{TOTAL}) can be calculated by Equation 7:

$$P_{\text{TOTAL}} = (V_{\text{CC}} \times I_{\text{CC}} \text{ TOTAL}) + (V_{\text{CCOA}} \times I_{\text{CCO}} \text{ BANK}) + (V_{\text{CCOB}} \times I_{\text{CCO}} \text{ BANK}) + (V_{\text{CCOC}} \times I_{\text{CCO}} \text{ CMOS})$$
(7)

If the device is configured with HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (P_{RT HCSL}). The external power dissipation values can be calculated by Equation 8:

$$P_{RT_HCSL}$$
 (per HCSL pair) = V_{OH}^2 / R_T (8)

Finally, the IC power dissipation (P_{DEVICE}) can be computed by subtracting the external power dissipation values from P_{TOTAL} as shown in Equation 9:

$$P_{DEVICE} = P_{TOTAL} - N \times P_{RT_HCSL}$$
 (9)

where

N is the number of HCSL output pairs with termination resistors to GND.



10.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate **worst-case power dissipation**. In this case, the maximum supply voltage and supply current values specified in *Electrical Characteristics* are used:

- Max $V_{CC} = V_{CCO} = 3.465 \text{ V. Max } I_{CC}$ and I_{CCO} values.
- CLKin0/CLKin0* input is selected.
- Banks A and B are enabled, and all outputs are terminated with 50 Ω to GND.
- REFout is enabled with 5-pF load.
- T_A =105°C

Using the power calculations from the previous section and maximum supply current specifications, the user can compute P_{TOTAL} and P_{DEVICE} .

- From Equation 5: I_{CC TOTAL} = 10.5 mA + 58.5 mA + 5.5 mA = 74.5 mA
- From I_{CCO HCSL} max spec: I_{CCO BANK} = 50% of I_{CCO HCSL} = 40.75 mA
- From Equation 7: $P_{TOTAL} = (3.4\overline{65} \text{ V} \times 74.5 \text{ mA}) + (3.465 \text{ V} \times 40.75 \text{ mA}$
- From Equation 8: $P_{RT \ HCSL} = (0.92 \ V)^2 / 50 \ \Omega = 16.9 \ mW$ (per output pair)
- From Equation 9: P_{DEVICE} = 575.2 mW (4 × 16.9 mW) = 510.4 mW

In this worst-case example, the IC device will dissipate about 510.4 mW or 88.7% of the total power (575.2 mW), while the remaining 11.3% will be dissipated in the termination resistors (64.8 mW for 4 pairs). Based on $R_{\theta JA}$ of 38.1°C/W, the estimate die junction temperature would be about 19.4°C above ambient, or 104.4°C when T_A = 85°C.

10.2 Power Supply Bypassing

The V_{CC} and V_{CCO} power supplies should have a high-frequency bypass capacitor, such as 0.1 μ F or 0.01 μ F, placed very close to each supply pin. 1- μ F to 10- μ F decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

10.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so forth. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00334-Q1, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00334-Q1, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the V_{CCO} supply. The PSRR test setup is shown in Figure 10-1.




Figure 10-1. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the V_{CCO} supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the V_{CCO} pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on V_{CCO} = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) =
$$[(2 \times 10^{(PSRR/20)}) / (\pi \times f_{CLK})] \times 10^{12}$$
 (10)

The *PSRR vs. Ripple Frequency* plots in *Typical Characteristics* show the ripple-induced phase spur levels at 156.25 MHz and 312.5 MHz. The LMK00334-Q1 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range. The phase spur levels for HCSL are below -72 dBc at 156.25 MHz and below -63 dBc at 312.5 MHz. Using Equation 10, these phase spur levels translate to Deterministic Jitter values of 1.02 ps pk-pk at 156.25 MHz and 1.44 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for $V_{CCO} = 3.3$ V under the same ripple amplitude and frequency conditions.

11 Layout

11.1 Layout Guidelines

For this device, consider the following guidelines:

- For DC-coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 11-1.
- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed. However, soldering to the Thermal Dissipation Pad can be difficult.
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.

11.2 Layout Example




Figure 11-1. LMK00334-Q1 Layout Example

11.3 Thermal Management

Power dissipation in the LMK00334-Q1 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125° C. That is, as an estimate, T_A (ambient temperature) plus device power dissipation times $R_{B,IA}$ should not exceed 125° C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed-circuit board. To maximize the removal of heat from the package, a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 11-2. More information on soldering WQFN packages can be obtained at: https://www.ti.com/packaging.




Figure 11-2. Recommended Land and Via Pattern

To minimize junction temperature, TI recommends building a simple heat sink into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 11-2 should connect these top and bottom copper layers and to the ground layer. These vias act as *heat pipes* to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documents, see the following:

- Absolute Maximum Ratings for Soldering (SNOA549)
- Common Data Transmission Parameters and their Definitions (SNLA036)
- "How to Optimize Clock Distribution in PCIe Applications" on the Texas Instruments E2E community forum
- LMK00338EVM User's Guide (SNAU155)
- Semiconductor and IC Package Thermal Metrics (SPRA953).

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 12-Nov-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00334RTVRQ1	ACTIVE	WQFN	RTV	32	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	K00334Q	Samples
LMK00334RTVTQ1	ACTIVE	WQFN	RTV	32	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 105	K00334Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 12-Nov-2021

OTHER QUALIFIED VERSIONS OF LMK00334-Q1:

Catalog : LMK00334

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00334RTVRQ1	WQFN	RTV	32	1000	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q2
LMK00334RTVTQ1	WQFN	RTV	32	250	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00334RTVRQ1	WQFN	RTV	32	1000	356.0	356.0	35.0
LMK00334RTVTQ1	WQFN	RTV	32	250	208.0	191.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated