#### SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS SDAS267A – DECEMBER 1982 – REVISED DECEMBER 1994

.....

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Synchronous Clear
- Applications:
  - Stacked or Push-Down Registers
  - Buffer Storage
  - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

These 8-bit universal shift/storage registers feature multiplexed input/output (I/O) ports to achieve full 8-bit data handling in a 20-pin package. Two function-select (S0, S1) inputs and two output-enable ( $\overline{OE1}$ ,  $\overline{OE2}$ ) inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs but has no effect on clearing, shifting, or storing data.

The SN54ALS323 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS323 is characterized for operation from 0°C to 70°C.

SN54ALS323 J PACKAGE											
SN74ALS323	DW	OR I	N PACKAGE								
	TOP VI	FW)									
		,									
L	$\overline{\mathbf{U}}$										
S0 L	1	20	V <sub>CC</sub>								
OE1	2	19	S1								
OE2	3	18	SL								
G/Q <sub>G</sub> [	4	17	Q <sub>H′</sub>								
E/Q <sub>E</sub>	5	16	H/Q <sub>H</sub>								
C/Q <sub>C</sub> [	6	15	F/Q <sub>F</sub>								
a/q <sub>a</sub> [	7	14	D/Q <sub>D</sub>								
Q <sub>A′</sub> [	8	13	B/Q <sub>B</sub>								
CLR [	9	12	CLK								
GND [	10	11	SR								

. . . . . . . . .

SN54ALS323 . . . FK PACKAGE (TOP VIEW)





## SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS


SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

								FU	INCTIO	N TABL	E							
MODE	INPUTS								I/O PORTS							OUTPUTS		
MODE	CLR	<b>S</b> 1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	d/q <sub>d</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	$Q_{A'}$	Q <sub>H′</sub>
Clear	L L L	X L H	L X H	L L X	L L X	↑ ↑ ↑	X X X	X X X	L L X	L L L	LLL							
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>B0</sub> Q <sub>B0</sub>	Q <sub>C0</sub> Q <sub>C0</sub>	Q <sub>D0</sub> Q <sub>D0</sub>	Q <sub>E0</sub> Q <sub>E0</sub>	Q <sub>F0</sub> Q <sub>F0</sub>	Q <sub>G0</sub> Q <sub>G0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>
Shift Right	H H	L L	H H	L L	L L	↑ ↑	X X	H L	H L	Q <sub>An</sub> Q <sub>An</sub>	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	H L	Q <sub>Gn</sub> Q <sub>Gn</sub>
Shift Left	H H	H H	L	L	L	↑ ↑	H L	X X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	H L	Q <sub>Bn</sub> Q <sub>Bn</sub>	H L
Load	Н	Н	Н	Х	Х	Ŷ	Х	Х	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

<sup>†</sup> When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

## logic symbol<sup>‡</sup>




<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS SDAS267A – DECEMBER 1982 – REVISED DECEMBER 1994

logic diagram (positive logic)



<sup>†</sup> I/O ports not shown: B/Q<sub>B</sub> (13), C/Q<sub>C</sub> (6), D/Q<sub>D</sub> (14), E/Q<sub>E</sub> (5), F/Q<sub>F</sub> (15), and G/Q<sub>G</sub> (4).

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, VI: All inputs	
I/O ports	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS323	–55°C to 125°C
SN74ALS323	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# SN54ALS323, SN74ALS323 **8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS** WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

#### recommended operating conditions

			SN	54ALS3	23	SN74ALS323				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V		
VIL	Low-level input voltage			0.7			0.8	V		
		Q <sub>A'</sub> or Q <sub>H'</sub>			-0.4			-0.4		
ЮН	High-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			-1			-2.6	mA	
		Q <sub>A'</sub> or Q <sub>H'</sub>			4			8		
IOL	Low-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			12			24	mA	
TA	Operating free-air temperature	-55		125	0		70	°C		

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54ALS3	23	SN	74ALS3	23		
F	PARAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lı = – 18 mA			-1.5			-1.5	V	
	Any output	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = – 0.4 mA	V <sub>CC</sub> -2	<u>)</u>		V <sub>CC</sub> -2	)			
∨он			I <sub>OH</sub> = – 1 mA	2.4	3.3					V	
	Q <sub>A</sub> thru Q <sub>H</sub>	$V_{CC} = 4.5 V$	I <sub>OH</sub> = – 2.6 mA				2.4	3.2			
00			$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4		
.,	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA					0.35	0.5		
V <sub>OL</sub>			I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V	
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5		
	A thru H		V <sub>I</sub> = 5.5 V			0.1			0.1		
Ιį	Any others	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA	
IIH‡		V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μΑ	
. +	S0, S1, SR, SL					-0.2			-0.2		
IIL‡	Any others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V		-0.1				-0.1	mA	
	Q <sub>A'</sub> or Q <sub>H'</sub>			-15		-70	-15		-70		
IOS§	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA	
	-		Outputs high		15	28		15	28	1	
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		22	38		22	38	mA	
00			Outputs disabled		23	40		23	40		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> For I/O ports (Q<sub>A</sub> thru Q<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



# SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SN54A	LS323	SN74A			
				MIN	MAX	MIN	MAX	UNIT		
fclock	Clock frequency (at 50% duty cycle)		0	17	0	17	MHz			
tw	Pulse duration	CLK high or low	22		16.5		ns			
	Setup time before CLK1	S0 or S1	25		20					
				High	18		16			
t <sub>su</sub>		Serial or parallel data	Low	15		6		ns		
		CLR active	CLR active				20			
	Inactive-state setup time before CLK $\uparrow\uparrow$	CLR	18		16					
	Hold time after CLK	S0 or S1	0		0					
th	Hold time after CLK	Serial or parallel data			0		0		ns	

<sup>†</sup> Inactive-state setup time is also referred to as recovery time.

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>‡</sup>					
			SN54A	LS323	SN74A	LS323			
			MIN	MAX	MIN	MAX			
<sup>f</sup> max			17		17		MHz		
t <sub>PLH</sub>	CLK	O e thru O e	2	19	4	13	20		
<sup>t</sup> PHL	ULK	Q <sub>A</sub> thru Q <sub>H</sub>	4	25	7	19	ns		
<sup>t</sup> PLH	CLK		2	21	5	15			
<sup>t</sup> PHL	ULK	$Q_{A'}$ or $Q_{H'}$	4	25	8	18	ns		
<sup>t</sup> PZH	OE1, OE2	Q <sub>A</sub> thru Q <sub>H</sub>	5	22	6	16			
<sup>t</sup> PZL	OET, OEZ	QA tinu QH	6	27	8	22	ns		
<sup>t</sup> PZH	S0, S1	O a thru O a	5	27	7	17	20		
<sup>t</sup> PZL	50, 51	Q <sub>A</sub> thru Q <sub>H</sub>	6	27	8	22	ns		
<sup>t</sup> PHZ	OE1, OE2	O . thru O .	1	15	1	8	20		
t <sub>PLZ</sub>	UET, UEZ	Q <sub>A</sub> thru Q <sub>H</sub>	4	38	5	15	ns		
<sup>t</sup> PHZ	S0, S1	O + thru O +	1	16	1	12	ns		
<sup>t</sup> PLZ	30, 31	Q <sub>A</sub> thru Q <sub>H</sub>	4	34	8	25	115		


<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



# SN54ALS323, SN74ALS323 **8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS** WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%. D.
- The outputs are measured one at a time with one transition per measurement. E.

#### Figure 1. Load Circuits and Voltage Waveforms





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		g		<b></b> ,	(2)	(6)	(3)		(4/3)	
8302102RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302102RA SNJ54ALS323J	Samples
8302102SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302102SA SNJ54ALS323W	Samples
SN74ALS323N	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS323N	Samples
SNJ54ALS323J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302102RA SNJ54ALS323J	Samples
SNJ54ALS323W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302102SA SNJ54ALS323W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

30-Mar-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS323, SN74ALS323 :

- Catalog : SN74ALS323
- Military : SN54ALS323

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
8302102SA	W	CFP	20	1	506.98	26.16	6220	NA
SN74ALS323N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54ALS323W	W	CFP	20	1	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated