www.ti.com

# SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258N-JUNE 1993-REVISED NOVEMBER 2006

#### **FEATURES**

- Members of the Texas Instruments Widebus™ Family
- Output Ports Have Equivalent 22- $\Omega$  Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### SN54LVTH162244... WD PACKAGE SN74LVTH162244... DGG OR DL PACKAGE (TOP VIEW)

1 <u>OE</u> [	1 U	48 2 <del>0E</del>
1Y1 [	2	47 🛮 1A1
1Y2 [	3	46 🛮 1A2
GND [	4	45 GND
1Y3 [	5	44 🛮 1A3
1Y4 [	6	43 1A4
V <sub>CC</sub> [	7	42 V <sub>CC</sub>
2Y1 [	8	41 2A1
2Y2	9	40 2A2
GND [	10	39 GND
2Y3	11	38 2A3
2Y4 [	12	37 2A4
3Y1 [	13	36 3A1
3Y2 [	14	35 3A2
GND[	15	34 GND
3Y3 [	16	33 3A3
3Y4 [	17	32 3A4
V <sub>CC</sub> [	18	31 V <sub>CC</sub>
4Y1 [	19	30 <b>3</b> 4A1
4Y2 [	20	29 4A2
GND [	21	28 GND
4Y3 [	22	27 4A3
4Y4 [	23	26 <b>3</b> 4A4
4 <u>0E</u> [	24	25 3 <del>0E</del>

### **DESCRIPTION/ORDERING INFORMATION**

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	FBGA – GRD	Reel of 1000	74LVTH162244GRDR	- LL2244		
	FBGA – ZRD (Pb-free)	Reel of 1000	74LVTH162244ZRDR	LL2244		
		Tube of 25	SN74LVTH162244DL			
	SSOP – DL		SN74LVTH162244DLG4	LVTH162244		
	330F - DL	Reel of 1000	SN74LVTH162244DLR	LV111102244		
-40°C to 85°C		Reel of 1000	74LVTH162244DLRG4			
			SN74LVTH162244DGGR			
	TSSOP - DGG	Reel of 2000	74LVTH162244DGGRG4	LVTH162244		
			74LVTH162244GRE4			
	VFBGA – GQL	Reel of 1000	SN74LVTH162244KR	- LL2244		
	VFBGA – ZQL (Pb-free)	Reel of 1000	74LVTH162244ZQLR	LL2244		
–55°C to 125°C	CFP – WD	Tube	SNJ54LVTH162244WD	SNJ54LVTH162244WD		

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258N-JUNE 1993-REVISED NOVEMBER 2006



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The 'LVTH162244 devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.






# GQL OR ZQL PACKAGE (TOP VIEW)

	_1	2	3	4	5	6	
Αĺ	()	()	()	()	()	()	)
в	()	()	()	()	()	()	ı
cl	()	()	()	()	()	()	ı
D	()	()	()	()	()	()	ı
ЕΙ	()	()			()	()	ı
F	()	()			()	()	ı
G	()	()	()	()	()	()	ı
н	()	()	()	()	()	()	ı
J	()	()	()	()	()	()	ı
κĮ	()	()	()	()	()	()	J

# TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	2 <del>OE</del>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 <del>OE</del>	NC	NC	NC	NC	3 <del>OE</del>

# GRD OR ZRD PACKAGE



(1) NC - No internal connection

# TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Y1	NC	1 <del>OE</del>	2 <del>OE</del>	NC	1A1
В	1Y3	1Y2	NC	NC	1A2	1A3
С	2Y1	1Y4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
E	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V <sub>CC</sub>	V <sub>CC</sub>	3A4	4A1
Н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y4	NC	4 <del>OE</del>	3 <del>OE</del>	NC	4A4


(1) NC - No internal connection

# FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	INPUTS						
ŌĒ	Α	Y					
L	Н	Н					
L	L	L					
Н	Χ	Z					



### **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DGG, DL, and WD packages.

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range (2)	Input voltage range (2)				
Vo	Voltage range applied to any output in the h	igh-impedance or power-off state (2)	-0.5	7	V	
Vo	Voltage range applied to any output in the h	-0.5	$V_{CC} + 0.5$	V		
Io	Current into any output in the low state		30	mA		
Io	Current into any output in the high state (3)		30	mA		
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
		DGG package		70		
0	Dealers thereal is a dealer (4)	DL package		63	0000	
$\theta_{JA}$	Package thermal impedance (4)	GQL/ZQL package		42	°C/W	
		GRD/ZRD package		36		
T <sub>stg</sub>	Storage temperature range	-65	150	°C		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 <sup>(3)</sup> This current flows only when the output is in the high state and V<sub>O</sub> > V<sub>CC</sub>.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.



SCBS258N-JUNE 1993-REVISED NOVEMBER 2006

# **Recommended Operating Conditions**(1)

			SN54LVTH	162244	SN74LVTH1	UNIT	
			MIN	MAX	MIN	MAX	UNII
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V	
$V_{IH}$	High-level input voltage	2		2		V	
$V_{IL}$	Low-level input voltage		0.8		0.8	V	
$V_{I}$	Input voltage			5.5		5.5	V
I <sub>OH</sub>	High-level output current			-12		-12	mA
I <sub>OL</sub>	Low-level output current			12		12	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEOL	CONDITIONS	SN54LVTH1	62244	SN74LV		
PA	RAMETER	IESI	CONDITIONS	MIN TYP(1)	MAX	MIN T	YP <sup>(1)</sup> MA	UNIT
$V_{IK}$		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA		-1.2		-1.	2 V
V <sub>OH</sub>		V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2		2		V
V <sub>OL</sub>		V <sub>CC</sub> = 3 V,	I <sub>OL</sub> = 12 mA		0.8		0.	3 V
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	$V_1 = 5.5 \text{ V}$		10		1	)
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND		±1		±	1 μΑ
	Data inputs	V 26V	$V_I = V_{CC}$		1			1
	Data inputs	$V_{CC} = 3.6 \text{ V}$	$V_I = 0$		-5		5	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 V				±10	) μΑ
	I(hold) Data inputs	V 2.V	V <sub>I</sub> = 0.8 V	75	75			
I <sub>I(hold)</sub>		$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	<b>-75</b>		<b>-75</b>		μА
'I(noia)	Data inputo	V <sub>CC</sub> = 3.6 V, <sup>(2)</sup>	V <sub>I</sub> = 0 to 3.6 V			5 -7		י וכ
I <sub>OZH</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V		5			5 μΑ
I <sub>OZL</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V		-5		-	5 μΑ
I <sub>OZPU</sub>		$V_{CC} = 0 \text{ to } 1.5 \text{ V}, V_{O} =$	0.5 V to 3 V, $\overline{\text{OE}}$ = don't care		±100 <sup>(3)</sup>		±10	) μΑ
I <sub>OZPD</sub>		$V_{CC} = 1.5 \text{ V to } 0, V_{O} =$	0.5 V to 3 V, OE = don't care		±100 <sup>(3)</sup>		±10	) μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.19		0.1	9
I <sub>CC</sub>		$I_{O} = 0$ ,	Outputs low		5			5 mA
		$V_I = V_{CC}$ or GND	Outputs disabled	0.19		0.19		9
$\Delta I_{CC}^{(4)}$ $V_{CC} = 3 \text{ V to } 3.6 \text{ V, One ir}$ Other inputs at $V_{CC}$ or GN		e input at V <sub>CC</sub> – 0.6 V, GND		0.2		0.	2 mA	
Ci		V <sub>I</sub> = 3 V or 0		4			4	pF
$V_0 = 3 \text{ V or } 0$			9			9	pF	

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

<sup>(3)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>(4)</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

# SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258N-JUNE 1993-REVISED NOVEMBER 2006



## **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


			SN54LVTH162244				SN74LVTH162244					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3 ± 0.3	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	А	Υ	1.1	4.6		5.1	1.4	3.4	4		4.8	ns
t <sub>PHL</sub>	^	ľ	1.1	3.9		4.5	1.2	2.9	3.6		4.1	115
t <sub>PZH</sub>	ŌĒ	Υ	1.1	5.4		6.7	1.2	3.9	5.1		6.5	ns
t <sub>PZL</sub>	OL	Y	1.3	4.9		6.1	1.4	3.8	4.5		5.8	113
t <sub>PHZ</sub>	ŌĒ	Υ	1.6	5.9		6.5	2.2	4.4	5.0		5.4	no
t <sub>PLZ</sub>		Y	1	5.9		5.8	2	4.2	5.0		5.4	ns
t <sub>sk(LH)</sub>									0.5			no
t <sub>sk(HL)</sub>									0.5			ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.





#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





4-Feb-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9680901QXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680901QX A SNJ54LVTH16224 4WD	Samples
5962-9680901VXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680901VX A SNV54LVTH16224 4WD	Samples
SN74LVTH162244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162244	Samples
SN74LVTH162244DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162244	Samples
SN74LVTH162244DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH162244	Samples
SNJ54LVTH162244WD	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680901QX A SNJ54LVTH16224 4WD	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

## PACKAGE OPTION ADDENDUM



4-Feb-2021

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVTH162244, SN54LVTH162244-SP, SN74LVTH162244:

Catalog: SN74LVTH162244, SN54LVTH162244

Enhanced Product: SN74LVTH162244-EP, SN74LVTH162244-EP

Military: SN54LVTH162244

Space: SN54LVTH162244-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





A0	<u> </u>
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH162244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVTH162244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing Pin		SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVTH162244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0	
SN74LVTH162244DLR	SSOP	DL	48	1000	367.0	367.0	55.0	

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVTH162244DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### WD (R-GDFP-F\*\*)

#### **CERAMIC DUAL FLATPACK**

#### **48 LEADS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated