SCBS247G - AUGUST 1992 - REVISED JULY 1998


- **Members of the Texas Instruments** Widebus™ Family
- B-Port Outputs Have Equivalent 25- $\Omega$ Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **UBT** ™ (Universal Bus Transceiver) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

#### description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs.

SN54ABT162601...WD PACKAGE SN74ABT162601...DGG OR DL PACKAGE (TOP VIEW)



For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent  $25-\Omega$  series resistors to reduce overshoot and undershoot.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



## SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247G - AUGUST 1992 - REVISED JULY 1998

## description (continued)

The SN54ABT162601 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT162601 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**<sup>†</sup>

	INPUTS											
CLKENAB	OEAB	LEAB	CLKAB	Α	В							
Х	Н	Х	Х	Χ	Z							
Х	L	Н	X	L	L							
Х	L	Н	X	Н	н							
Н	L	L	X	Χ	в <sub>0</sub> ‡							
Н	L	L	X	Χ	В <sub>0</sub> ‡ В <sub>0</sub> ‡							
L	L	L	$\uparrow$	L	L							
L	L	L	$\uparrow$	Н	н							
L	L	L	L	Χ	B <sub>0</sub> ‡							
L	L	L	Н	Χ	В <sub>0</sub> §							


<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, CLKBA, and  $\overline{\text{CLKENBA}}$ .



<sup>‡</sup> Output level before the indicated steady-state input conditions were established

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

## logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT162601 (A port)	96 mA
SN74ABT162601 (A port)	128 mA
B port	30 mA
Input clamp current, $I_{ K }(V_{ I } < 0)$	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>Stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



# SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247G - AUGUST 1992 - REVISED JULY 1998

## recommended operating conditions (see Note 3)

			SN54ABT	162601	SN74ABT	162601	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		8.0	V
VI	Input voltage		0	Vcc	0	VCC	V
la	High level output ourrent	A port		-24		-32	mA
ЮН	High-level output current	B port		-12		-12	
1	Low lovel output ourrent	A port		48		64	mA
lOL	Low-level output current	B port		12		12	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔVCC	Power-up ramp rate	-	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the devices must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application note, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS247G - AUGUST 1992 - REVISED JULY 1998

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	RAMETER	TEST COA	TEST CONDITIONS				SN54ABT	162601	SN74ABT162601		UNIT	
FAI	KAWETEK	TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
	A port	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3			
		V 45V	I <sub>OH</sub> = -24 mA	2			2					
V		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		V	
VOH		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -1 mA	3.35			3.3		3.35		V	
	D nort	V <sub>CC</sub> = 5 V,	$I_{OH} = -1 \text{ mA}$	3.85			3.8		3.85			
	B port	V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$	3.1			3		3.1			
		VCC = 4.5 V	I <sub>OH</sub> = -12 mA	2.6					2.6			
	A port	V00 - 4 5 V	I <sub>OL</sub> = 48 mA			0.55		0.55				
VOL	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
	B port	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.8		0.8		0.8		
V <sub>hys</sub>					100						mV	
	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub>	= V <sub>CC</sub> or GND			±1		±1		±1		
ΙΙ	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_I = V_{CC} \text{ or GND}$	/,			±20		±20	±20		μΑ	
lozpu	J	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50**		±50 μA		
IOZPE	)	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V},$	OE = X			±50		±50**		±50	μА	
lozH‡	:	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{O} = 2.7 \text{ V}, \text{ OE } \ge 2 \text{ V}$				10		10		10	μΑ	
l <sub>OZL</sub> ‡		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$	/, /			-10		-10		-10	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100*				±100	μА	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
	A port	V 55V		-50	-100	-180	-50	-180	-50	-180	Δ	
ΙΟ§	B port	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.5 \text{ V}$	-25	-55	-100	-25	-100	-25	-100	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			3		3		3		
Icc	A or B ports	$I_{O} = 0$ ,	Outputs low			36		36		36	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			3		3		3		
ΔICC¶		V <sub>CC</sub> = 5.5 V, One in Other inputs at V <sub>CC</sub>				50		50 50		50	μА	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9						pF	
.5	<u>' '</u>											

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

## SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247G - AUGUST 1992 - REVISED JULY 1998


# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)

				SN54ABT	162601	SN74ABT	162601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			0	150	0	150	MHz
. 5		LEAB or LEBA high		2.5		2.5		
t <sub>W</sub>	Pulse duration	CLKAB or CLKBA high or low	3.3		3		ns	
		A before CLKAB↑ or B before CLKBA↑	4.8		4.3			
	Catum time	A. ( 1500 D. ( 1500 D.	CLK high	2.5		2.5		
t <sub>su</sub>	Setup time	A before LEAB↓ or B before LEBA↓	CLK low	1.2		1		ns
		CLKEN before CLK↑	CLKEN before CLK↑					
		A after CLKAB↑ or B after CLKBA↑	0.5		0			
th	Hold time	A after LEAB↓ or B after LEBA↓	2		0.5		ns	
		CLKEN after CLK↑		0.5		0		

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V A = 25°C	', ;	SN54ABT	162601	SN74ABT	SN74ABT162601		
	(INFOT)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			150			150		150		MHz	
<sup>t</sup> PLH	А	В	1.5	2.8	4	1.5	5.1	1.5	4.8	ns	
t <sub>PHL</sub>	A	Ь	2	3.7	5.2	2	6.1	2	5.7	115	
t <sub>PLH</sub>	В	А	1	2.5	3.6	1	4.5	1	4	ns	
t <sub>PHL</sub>	Ь	A	2	3.3	4.5	2	5.1	2	4.9	115	
<sup>t</sup> PLH	LEBA	А	2	3.3	4.5	2	5.6	2	5	ns	
t <sub>PHL</sub>	LEDA	A	2	3.6	4.7	2	5.4	2	5	115	
<sup>t</sup> PLH	LEAB	В	2	3.4	4.8	2	6.1	2	5.6	ns	
<sup>t</sup> PHL	LLAD	В	2	3.8	5.2	2	6.4	2	5.9		
<sup>t</sup> PLH	CLKBA	А	1.5	3.1	4.7	1.5	5.4	1.5	5.3	ns	
<sup>t</sup> PHL	CLNDA	A	1.5	3.1	4.3	1.5	5.2	1.5	5	113	
<sup>t</sup> PLH	CLKAB	В	1.5	3.3	4.7	1.5	6	1.5	5.5	nc	
<sup>t</sup> PHL	CLNAD	В	1.5	3.5	4.8	1.5	5.8	1.5	5.3	ns	
<sup>t</sup> PZH	<del>OEBA</del>	А	2	3.5	4.6	2	5.5	2	5.1	ns	
t <sub>PZL</sub>	OEBA	^	2	3.7	4.7	2	5.8	2	5.4	115	
<sup>t</sup> PZH	OEAB	В	2	3.8	5.3	1.5	6.6	2	6.1	ns	
<sup>t</sup> PZL	OEAB		2	3.6	5.1	2	6.2	2	5.7	115	
<sup>t</sup> PHZ	<del>OEBA</del>	А	2	3.6	5.4	1.4	6.6	2	6.2	ne	
t <sub>PLZ</sub>	OEBA		1.5	3.2	4.7	1.5	5.8	1.5	5.4	ns	
<sup>t</sup> PHZ	<del>OEAB</del>	В	2	3.4	4.8	1.4	5.6	2	5.4	ns	
<sup>t</sup> PLZ	OLAB		1.5	3.2	4.5	1.5	5.7	1.5	5.2	119	

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 2.5 \ ns$ ,  $t_f \leq 2.5 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT162601DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162601	Samples
SN74ABT162601DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT162601	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT162601DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT162601DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT162601DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ABT162601DLR	SSOP	DL	56	1000	367.0	367.0	55.0

# DL (R-PDSO-G56)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated