SN54F86 ... J PACKAGE

SDFS019B – JANUARY 1989 – REVISED JANUARY 1997


 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.


The SN54F86 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74F86 is characterized for operation from 0°C to 70°C.



| INP | UTS | OUTPUT |
|-----|-----|--------|
| Α | В | Y |
| L | L | L |
| L | Н | н |
| н | L | н |
| н | Н | L |


SN74F86 ... D OR N PACKAGE (TOP VIEW) 14 🛛 V_{CC} 1A 1B [4B 13 2 1Y Π 12 4A 3 2A [11 4Y 4 2В П 10 3B 5 2Y 6 9 3A 3Y GND 7 8

SN54F86 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54F86, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDFS019B - JANUARY 1989 - REVISED JANUARY 1997

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.


EXCLUSIVE OR





These are five equivalent exclusive-OR symbols valid for an 'F86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT

EVEN-PARITY ELEMENT








The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of outputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} | –0.5 V to 7 V |
|--|---------------------------|
| Input voltage range, VI (see Note 1) | –1.2 V to 7 V |
| Input current range | –30 mA to 5 mA |
| Voltage range applied to any output in the high state | –0.5 V to V _{CC} |
| Current into any output in the low state | 40 mA |
| Package thermal impedance, θ_{JA} (see Note 2): D package | 127°C/W |
| N package | |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

| | | SN54F86 | | | 5 | UNIT | | |
|-----------------|--------------------------------|---------|-----|-----|-----|------|-----|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | 0.8 | | | 0.8 | V |
| Iк | Input clamp current | | | -18 | | | -18 | mA |
| ЮН | High-level output current | | | -1 | | | -1 | mA |
| I _{OL} | Low-level output current | | | 20 | | | 20 | mA |
| ТА | Operating free-air temperature | -55 | | 125 | 0 | | 70 | °C |



SN54F86, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDFS019B – JANUARY 1989 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | тес | TEST CONDITIONS | | | | 5 | UNIT | | |
|-----------------|---------------------------|-------------------------|-----|-----|-------|-----|------------------|-------|------|
| PARAMETER | | | | | | MIN | TYP [†] | MAX | UNIT |
| VIK | V _{CC} = 4.5 V, | lı = -18 mA | | | -1.2 | | | -1.2 | V |
| Ver | $V_{CC} = 4.5 V,$ | I _{OH} = -1 mA | 2.5 | 3.4 | | 2.5 | 3.4 | | V |
| VOH | V _{CC} = 4.75 V, | I _{OH} = -1 mA | | | | 2.7 | | | v |
| V _{OL} | $V_{CC} = 4.5 V,$ | I _{OL} = 20 mA | | 0.3 | 0.5 | | 0.3 | 0.5 | V |
| lj | $V_{CC} = 5.5 V,$ | $V_{I} = 7 V$ | | | 0.1 | | | 0.1 | mA |
| Iн | V _{CC} = 5.5 V, | VI = 2.7 V | | | 20 | | | 20 | μA |
| ۱ _{IL} | V _{CC} = 5.5 V, | VI = 0.5 V | | | - 0.6 | | | - 0.6 | mA |
| IOS‡ | V _{CC} = 5.5 V, | $V_{O} = 0$ | -60 | | -150 | -60 | | -150 | mA |
| ICCH | V _{CC} = 5.5 V, | See Note 3 | | 15 | 23 | | 15 | 23 | mA |
| ICCL | V _{CC} = 5.5 V, | V _I = 4.5 V | | 18 | 28 | | 18 | 28 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 3: I_{CCH} is measured with outputs open, and the A or B input (not both) at 4.5 V. Remaining inputs are grounded.

switching characteristics (see Figure 1)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | | V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C ′F86 | | | $V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500\Omega,$ $T_{A} = \text{MIN to MAX}$ $SN54F86 \qquad SN74F86$ | | | |
|------------------|------------------------------|----------------|-----|---|-----|-----|--|-----|-----|-----|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| ^t PLH | A or B | N N | 3 | 4 | 5.5 | 3 | 7 | 3 | 6.5 | |
| ^t PHL | (other input low) | Ť | 3 | 4.2 | 5.5 | 2.6 | 8 | 3 | 6.5 | ns |
| ^t PLH | A or B (other input high) | V | 3.5 | 5.3 | 7 | 3.5 | 10 | 3.5 | 8 | ns |
| ^t PHL | | | 3 | 4.7 | 6.5 | 3 | 8 | 3 | 7.5 | 115 |

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN54F86, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES


SDFS019B – JANUARY 1989 – REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 1$ MHz, $t_T = t_f \le 2.5$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- E. The outputs are measured one at a time with one transition per measurement.







PACKAGING INFORMATION

| Orderable Device | Status | Package Type | | Pins | Package | Eco Plan | Lead finish/ | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|--------------|---------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | Ball material | (3) | | (4/5) | |
| | | | | | | | (6) | | | | |
| SN74F86D | ACTIVE | SOIC | D | 14 | 50 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | F86 | Samples |
| SN74F86DR | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | F86 | Samples |
| SN74F86DRG4 | ACTIVE | SOIC | D | 14 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | F86 | Samples |
| SN74F86N | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74F86N | Samples |
| SN74F86NE4 | ACTIVE | PDIP | Ν | 14 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74F86N | Samples |
| SN74F86NSR | ACTIVE | SO | NS | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 74F86 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

14-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All | dimensions are nominal | | | | | | | | | | | | |
|------|------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | SN74F86DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| | SN74F86NSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74F86DR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| SN74F86NSR | SO | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74F86D | D | SOIC | 14 | 50 | 506.6 | 8 | 3940 | 4.32 |
| SN74F86N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74F86N | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74F86NE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74F86NE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated