

Technical documentation



Support & training



SN54HC245, SN74HC245 SCLS131F – DECEMBER 1982 – REVISED AUGUST 2022

# SNx4HC245 Octal Bus Transceivers With 3-State Outputs

## 1 Features

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Drive Bus Lines
   Directly or Up to 15 LSTTL Loads
- Low Power Consumption, 80- $\mu$ A Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 12 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## **2** Applications

- Servers
- · PCs and Notebooks
- Network Switches
- Wearable Health and Fitness Devices
- Telecom Infrastructures
- Electronic Points of Sale

## **3 Description**


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

De	evice informatio			
PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	DB (SSOP, 20)	7.20 mm × 5.30 mm		
	DW (SOIC, 20)	12.80 mm × 7.50 mm		
SNx4HC245	N (PDIP, 20)	24.33 mm × 6.35 mm		
	NS (SO, 20)	12.60 mm × 5.30 mm		
	PW (TSSOP, 20)	6.50 mm × 4.40 mm		

Device Information<sup>(1)</sup>

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features	.1
2 Applications	
3 Description	.1
4 Revision History	
5 Pin Configuration and Functions	.3
6 Specifications	.4
6.1 Absolute Maximum Ratings	.4
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	.4
6.4 Thermal Information	.5
6.5 Electrical Characteristics	
6.6 Switching Characteristics, $C_L = 50 \text{ pF}$	. 6
6.7 Switching Characteristics, C <sub>L</sub> = 150 pF	. 6
6.8 Operating Characteristics	. 7
6.9 Typical Characteristics	.7
7 Parameter Measurement Information	.8
8 Detailed Description	.9
8.1 Overview	
8.2 Functional Block Diagram	. <mark>9</mark>

8.3 Feature Description	9
8.4 Device Functional Modes	
9 Application and Implementation	. 10
9.1 Application Information	. 10
9.2 Typical Application	. 10
10 Power Supply Recommendations	.12
11 Layout	. 12
11.1 Layout Guidelines	
11.2 Layout Example	. 12
12 Device and Documentation Support	.13
12.1 Related Links	. 13
12.2 Receiving Notification of Documentation Updates.	.13
12.3 Support Resources	. 13
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	.13
12.6 Glossary	.13
13 Mechanical, Packaging, and Orderable	
Information	. 13

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (September 2015) to Revision F (August 2022)	Page
•	Updated the numbering, formatting, tables, figures and cross-references throughout the document to re modern datasheet standards	flect 1
С	hanges from Revision D (August 2003) to Revision E (July 2015)	Page
•	Added Device Comparison section, Thermal Informationsection, ESD Ratings section, Application and	



## **5** Pin Configuration and Functions

DIR [		20	] v <sub>cc</sub>
A1 [	2	19	] OE
A2 [	3	18	] B1
A3 [	4	17	] B2
A4 [	5	16	] B3
A5 [	6	15	] B4
A6 [	7	14	] B5
A7 [	8	13	] B6
A8 [	9	12	] B7
GND [	10	11	] B8
Figure 5-1. DB, DGV	, <b>DW</b> ,	N, J	, W, or PW Package

20-Pin SSOP, TVSOP, SOIC, PDIP CDIP, CFP, or TSSOP Top View




Figure 5-2. FK Package 20-Pin LCCC Top View

PIN NO. NAME		TYPE <sup>(1)</sup>	DESCRIPTION			
			DESCRIPTION			
1	DIR	I/O	Direction Pin			
2	A1	I/O	A1 Input/Output			
3	A2	I/O	A2 Input/Output			
4	A3	I/O	A3 Input/Output			
5	A4	I/O	A4 Input/Output			
6	A5	I/O	A5 Input/Output			
7	A6	I/O	A6 Input/Output			
8	A7	I/O	A7 Input/Output			
9	A8	I/O	A8 Input/Output			
10	GND	—	Ground Pin			
11	B8	I/O	B8 Input/Output			
12	B7	I/O	B7 Input/Output			
13	B6	I/O	B6 Input/Output			
14	B5	I/O	B5 Input/Output			
15	B4	I/O	B4 Input/Output			
16	B3	I/O	B3 Input/Output			
17	B2	I/O	B2 Input/Output			
18	B1	I/O	B1 Input/Output			
19	OE	I/O	Output Enable			
20	VCC	_	Power Pin			

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		-0.5	7	V		
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA		
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{O}$ < 0 or $V_{O}$ > $V_{CC}$		±20	mA		
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA		
	Continuous current through $V_{CC}$ or GND			±70	mA		
T <sub>stg</sub>	Storage temperature		-65	150	°C		
TJ	Junction Temperature	Continuous current through V <sub>CC</sub> or GND       Storage temperature					

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN	154HC24	5	SN	SN74HC245		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V			0.5			0.5	
VIL		V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		$V_{CC}$	0		$V_{CC}$	V
Vo	Output voltage		0		$V_{CC}$	0		$V_{CC}$	V
		V <sub>CC</sub> = 2 V			1000			1000	
Δt/Δv	Input transition rise and fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### 6.4 Thermal Information

		SNx4HC245					
THERMAL METRIC <sup>(1)</sup>		DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
				20 PINS			
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	92.1	77.0	57.0	74.1	99.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	53.9	41.5	48.6	40.6	34.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.2	44.8	38.0	41.6	50.7	°C/W
ΨJT	Junction-to-top characterization parameter	16.5	16.8	25.4	14.8	1.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	46.8	44.3	37.8	41.2	50.1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO		V <sub>cc</sub>	T,	<sub>A</sub> = 25°C	:	SN54H	C245	5 SN74HC245		UNIT	
	PARAMETER		TEST CC	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
					2 V	1.9	1.998		1.9		1.9		
				I <sub>OH</sub> = –20 μΑ	4.5 V	4.4	4.499		4.4		4.4		
			VI = VIH	h., ,	6 V	5.9	5.999		5.9		5.9		
V <sub>OH</sub>	High-Level Output Voltage		or V <sub>IL</sub>	I <sub>OH</sub> = –6 mA	4.5 V	3.98	4.3		3.7		3.84		V
				I <sub>OH</sub> = -7.8 mA	6 V	5.48	5.8		5.2		5.34		
					2 V		0.002	0.1		0.1		0.1	
		VI = VIH or VIL	I <sub>OL</sub> = 20 μΑ	4.5 V		0.001	0.1		0.1		0.1		
				6 V		0.001	0.1		0.1		0.1		
V <sub>OL</sub>	Low-Level Output Voltage			I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33	V
				I <sub>OL</sub> = 7.8 mA	6 V		0.15	0.26		0.4		0.33	
II.	Input Current	DIR or OE	$V_{I} = V_{CC}$	or 0	6 V		±0.1	±100		±1000		±1000	nA
I <sub>OZ</sub>	Off-State (High- Impedance State) Output Current	A or B	V <sub>O</sub> = V <sub>CC</sub>	$V_{\rm O} = V_{\rm CC} \text{ or } 0$			±0.01	±0.5		±10		±5	μA
I <sub>CC</sub>	Supply Current	·	V <sub>I</sub> = V <sub>CC</sub> or 0,	$V_{I} = V_{CC}$ $I_{O} = 0$ or 0,				8		160		80	μA
C <sub>i</sub>	Input Capacitance	DIR or OE			2 V to 6 V		3	10		10		10	pF



## 6.6 Switching Characteristics, $C_L = 50 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	v	T <sub>A</sub> = 25°C			SN54HC245	SN74HC245	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT			
			2 V		40	105	160	130				
t <sub>pd</sub>	A or B	B or A	4.5 V		15	21	32	26	ns			
			6 V		12	18	27	22				
			2 V		125	230	340	290				
t <sub>en</sub>	ŌĒ	t <sub>en</sub> OE	OE A o	t <sub>en</sub> OE A or	A or B	4.5 V		23	46	68	58	ns
					6 V		20	39	58	49		
			2 V		74	200	300	250				
t <sub>dis</sub>	OE	dis <u>OE</u> A or	A or B	4.5 V		25	40	60	50	ns		
			6 V		21	34	51	43				
			2 V		20	60	90	75				
t <sub>t</sub>		A or B	4.5 V		8	12	18	15	ns			
			6 V		6	10	15	13				

### 6.7 Switching Characteristics, C<sub>L</sub> = 150 pF

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

FRO		то	V <sub>cc</sub>	T <sub>A</sub> = 25°C			SN54HC245	SN74HC245		
PARAMETER (INF	(INPUT)	(OUTPUT )		MIN	ТҮР	МАХ	MIN MAX	MIN MAX		
			2 V		54	135	200	170	)	
t <sub>pd</sub>	A or B	B or A	4.5 V		18	27	40	34	ns	
			6 V		15	23	34	4 29		
				2 V		150	270	40	5 335	5
t <sub>en</sub>	ŌĒ	A or B	4.5 V		31	54	8	1 67	' ns	
				6 V		25	46	69	9 56	<b>i</b>
			2 V		45	210	31	5 265	5	
t <sub>t</sub>		A or B	4.5 V		17	42	6	3 53	ns	
			6 V		13	36	5	3 45	5	




## 6.8 Operating Characteristics


T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	No load	40	pF

## 6.9 Typical Characteristics



7 Parameter Measurement Information



- Α.
- Β. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following C. characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- The outputs are measured one at a time with one input transition per measurement. D.
- Ε.  $t_{PI7}$  and  $t_{PH7}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 7-1. Load Circuit and Voltage Waveforms




## 8 Detailed Description

### 8.1 Overview

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SNx4HC245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 8.2 Functional Block Diagram



To Seven Other Channels Logic Diagram (Positive Logic)

### 8.3 Feature Description

The SNx4HC245 devices have a wide operating VCC range from 2 V to 6 V with slower edge rates to minimize output ringing.

#### 8.4 Device Functional Modes

Table 8-1 lists the function modes of the SNx4HC245.

Table 8-1. Function Table							
INPU	TS <sup>(1)</sup>	OPERATION					
ŌE	DIR	OFERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
н	Х	Isolation					

 H = High Voltage Level, L = Low Voltage Level, X = Don't Care



### **9** Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SNx4HC245 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs.

#### 9.2 Typical Application




Figure 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the Section 6.3.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the Section 6.3.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



#### 9.2.3 Application Curve




Figure 9-2. Switching Characteristics Comparison



### **10 Power Supply Recommendations**

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Section* 6.3.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple V<sub>CC</sub> pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 11 Layout

#### **11.1 Layout Guidelines**

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 11-1 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

#### 11.2 Layout Example




Figure 11-1. Layout Diagram



### 12 Device and Documentation Support

### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY						
SN54HC245	Click here	Click here	Click here	Click here	Click here						
SN74HC245	Click here	Click here	Click here	Click here	Click here						

#### Table 12-1. Related Links

### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8408501VRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8408501VR A SNV54HC245J	Samples
5962-8408501VSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8408501VS A SNV54HC245W	Samples
84085012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84085012A SNJ54HC 245FK	Samples
8408501RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408501RA SNJ54HC245J	Samples
8408501SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408501SA SNJ54HC245W	Samples
JM38510/65503BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65503BRA	Samples
JM38510/65503BSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65503BSA	Samples
M38510/65503BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65503BRA	Samples
M38510/65503BSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65503BSA	Samples
SN54HC245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC245J	Samples
SN74HC245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245DBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples



#### www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC245N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC245N	Samples
SN74HC245NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245NSRE4	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245PWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SN74HC245PWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC245	Samples
SNJ54HC245FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84085012A SNJ54HC 245FK	Samples
SNJ54HC245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408501RA SNJ54HC245J	Samples
SNJ54HC245W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408501SA SNJ54HC245W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC245, SN54HC245-SP, SN74HC245 :

- Catalog : SN74HC245, SN54HC245
- Military : SN54HC245
- Space : SN54HC245-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC245NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HC245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC245PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Mar-2023



All ulmensions are nominal		,					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HC245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC245NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC245PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74HC245PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC245PWT	TSSOP	PW	20	250	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

3-Mar-2023

## TUBE



## - B - Alignment groove width

*All dimensions are nominal	

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-8408501VSA	W	CFP	20	1	506.98	26.16	6220	NA
84085012A	FK	LCCC	20	1	506.98	12.06	2030	NA
8408501SA	W	CFP	20	1	506.98	26.16	6220	NA
JM38510/65503BSA	W	CFP	20	1	506.98	26.16	6220	NA
M38510/65503BSA	W	CFP	20	1	506.98	26.16	6220	NA
SN74HC245DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74HC245N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC245PW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74HC245PWG4	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54HC245FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54HC245W	W	CFP	20	1	506.98	26.16	6220	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



# FK 20

## 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **PW0020A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated