SDLS028 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS DECEMBER 1983-REVISED MARCH 1988

 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input-NAND gates. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.

The SN5403, SN54LS03 and SN54S03 are characterized for operation over the full military temperature range of ~55°C to 125°C. The SN7403, SN74LS03 and SN74S03 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (e	ach	aate)
-------------------	-----	-------

INF	UTS	OUTPUT
А	В	Y
н	н	L
L.	х	н
x	L	н

logic symbol[†]




 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages

SN5403...J OR W PACKAGE SN54LS03, SN54S03...J OR W PACKAGE SN7403...N PACKAGE SN74LS03, SN74S03...D OR N PACKAGE (TOP VIEW)


	-		• • •		• •		÷
1A	d	1	U	14	ב	Vc	с
1B		2	1	13		48	
1Y		3	1	12	3	4A	
2A		4		11	כ	4 Y	
2B	C	5	1	10		3B	
2Y	Ľ	6		9	3	3A	
GND	C	7		8	כ	3Y	
		<u> </u>		_	F		

SN54LS03, SN54S03 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic diagram (positive logic)





PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Taxes instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5403, SN54LS03, SN54S03, SN7403, SN74LS03, SN74S03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

schematics (each gate)





Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		
Input voltage: '03, 'S03		5.5 V
′LSO3		7V
Off-state output voltage		7 V
Operating free-air temperature range:	SN54' 55°	C to 125°C
	SN74'0	P°C to 70°C
Storage temperature range		C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN5403, SN7403 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN5403			SN7403			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC} Supply voltage	4,5	5	5.5	4.75	5	5,25	V	
VIH High-level input voltage	2			2			V	
VIL Low-level input voltage			0.8			0,8	V	
VOH High-level output voltage			5,5			5.5	V	
IOL Low-level output current			16			16	mA	
T _A Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		SN5403	SN7403	UNIT
PARAMETER	TEST CONDITIONS [†]	MIN TYP [‡] MAX	MIN TYP [‡] MAX	QNIT
VIK	$V_{CC} = MIN$, $i_{j} = -12 \text{ mA}$	- 1.5	- 1.5	v
	$V_{CC} = MIN, V_{IL} = 0.8 V, V_{OH} = 5.5 V$		0.25	mA
юн	$V_{CC} = MIN, V_{IL} = 0.7 V, V_{OH} = 5.5 V$	0.25		
VOL	$V_{CC} = MIN$, $V_{IH} = 2V$, $I_{OL} = 16 mA$	0.2 0.4	0.2 0.4	V
	$V_{CC} = MAX, V_{I} = 5.5 V$	1	1	mΑ
1(H	V _{CC} = MAX, V ₁ = 2.4 V	40	40	μA
<u>ارا</u>	$V_{CC} = MAX$, $V_I = 0.4 V$	- 1.6	- 1.6	mA
Іссн	$V_{CC} = MAX, V_I = 0$	4 8	4 8	mΑ
ICCL	$V_{CC} = MAX$, $V_1 = 4.5 V$	12 22	12 22	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25$ °C.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONC	DITIONS	MIN TYP	мах	UNIT
^t PLH	A or B	~	R _L = 4 kΩ,	CL = 15 pF	35	45	ns
^t PHL	7018		R _L = 400 Ω,	C _L = 15 pF	8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

,

SN54LS03, SN74LS03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

.

i

recommended operating conditions

`	1	SN54LS03			SN74LS03		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH High-level input voltage	2			2	_		V
VIL Low-level input voltage			0.7			0.8	V
VOH High-level output voltage			5.5			5.5	V
IOL Low-level output current			4			8	mА
TA Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54LS	:03	SN74LS03			UNIT
PARAMETER	PARAMETER TES	TEST CONDITIONS †	MIN	TYP‡	MAX	MIN	TYP‡	MAX		
Viк	V _{CC} = MIN,	l _I ≈ – 18 mA	<u></u>	- 1 -		- 1.5			- 1.5	V
'он	V _{CC} = MIN,	VIL = MAX,	V _{OH} = 5.5 V			0.1			0.1	mA
	Vcc = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	ioL = 8 mA					0.35	0.5	1 ×
11	V _{CC} = MAX,	V ₁ = 7 V				0.1	<u> </u>		0.1	mA
лн	V _{CC} = MAX,	V _I = 2.7 V	• • • •			20			20	μA
11	V _{CC} = MAX.	V ₁ = 0.4 V				- 0.4			- 0.4	mA
Іссн	V _{CC} = MAX,	V1 = 0	·····		0.8	1.6		0.8	1.6	mA
CCL	V _{CC} = MAX,	V ₁ = 4.5 V			2.4	4.4		2.4	4.4	mA

 \uparrow For conditions shown as M1N or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25^oC.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	Түр	MAX	UNIT
tPLH	A or B				17	32	ris
tPHL	AUFB	Ť	RL=2kΩ, CL=15pF		15	28	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

2



SN54S03, SN74S03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54S03		SN74S03			
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	v
VIH High-level input voltage	2			2			V
VIL Lov-level input voltage			0.8			0.8	v
VOH High-level output voltage			5.5			5.5	V
IOL Lovelevel output current			20			20	mΑ
T _A Operating free-air temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		SN54S03	SN74\$03	UNIT
FARAMETER	TEST CONDITIONS	MIN TYP [‡] MAX	MIN TYP [‡] MAX	UNIT
	$V_{CC} = MIN$, $h = -18 \text{ mA}$	- 1.2	- 1.2	v
	$V_{CC} = MIN$, $V_{IL} = 0.8 V$, $V_{OH} = 5.5 V$		0.25	~ ^
юн	$V_{CC} = MIN, V_{IL} = 0.7 V, V_{OH} = 5.5 V$	0.25		mA
Vol	$V_{CC} = MIN$, $V_{IH} = 2 V$, $I_{OL} = 20 mA$	0.5	0.5	V
	$V_{CC} = MAX, V_1 = 5.5 V$	1	1	mA
Чн	$V_{CC} = MAX, V_1 = 2.7 V$	50	50	μA
- IIL	$V_{CC} = MAX, V_1 = 0.5 V$	- 2	-2	mΑ
Іссн	$V_{CC} = MAX, V_I = 0$	6 13.2	6 13.2	mA
ICCL	$V_{CC} = MAX, V_1 = 4.5 V$	20 36	20 36	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
зын	A or B	Y		2	5	7.5	ns
ſРНĹ			$R_L = 280 \Omega$, $C_L = 15 \rho F$	2	4.5	7	ns
трін					7.5		ns
^t PHL			R _L = 280 Ω, C _L - 50 pF		7		ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

NOTE 2. Load circuits and voltage waveforms are shown in Section 1

٠





Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominated	al											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS03DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS03NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS03DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LS03NSR	SO	NS	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LS03D	D	SOIC	14	50	506.6	8	3940	4.32
SN74LS03N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS03N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS03W	W	CFP	14	1	506.98	26.16	6220	NA

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated