











SN54LV126A, SN74LV126A

SCES131I-MARCH 1998-REVISED FEBRUARY 2015

SNx4LV126A Quadruple Bus Buffer Gates With 3-State Outputs

Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 6.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- loff Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Support Mixed-Mode Voltage Operation on All
- Latch-Up Performance Exceeds 250 mA per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- Servers
- **Network Switch**
- Electronic Point of Sales
- Set-Top-Box

3 Description

The 'LV126A quadruple bus buffer gates are designed for 2-V to 5.5-V V_{CC} operation.

These quadruple bus buffer gates are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.


To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (14)	3.91 mm × 8.65 mm
	SOP (14)	5.30 mm × 10.30 mm
SN74LV126A	SSOP (14)	5.30 mm × 6.20 mm
	TSSOP (14)	4.40 mm × 5.00 mm
	TVSOP (14)	4.40 mm × 3.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)








Table of Contents

1	Features 1	8	Detailed Description	9
2	Applications 1		8.1 Overview	<u>9</u>
3	Description 1		8.2 Functional Block Diagram	9
4	Revision History2		8.3 Feature Description	9
5	Pin Configuration and Functions		8.4 Device Functional Modes	9
6	Specifications4	9	Application and Implementation	10
•	6.1 Absolute Maximum Ratings		9.1 Application Information	10
	6.2 ESD Ratings		9.2 Typical Application	10
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	11
	6.4 Thermal Information	11	Layout	11
	6.5 Electrical Characteristics		11.1 Layout Guidelines	11
	6.6 Switching Characteristics, V _{CC} = 2.5 V ±0.2 V 6		11.2 Layout Example	11
	6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$	12	Device and Documentation Support	
	6.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 6$		12.1 Related Links	12
	6.9 Noise Characteristics for SN74LV126A7		12.2 Trademarks	12
	6.10 Operating Characteristics		12.3 Electrostatic Discharge Caution	12
	6.11 Typical Characteristics		12.4 Glossary	
7	Parameter Measurement Information 8	13	Mechanical, Packaging, and Orderable Information	12

4 Revision History

Changes from Revision H (April 2005) to Revision I


Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section




5 Pin Configuration and Functions

SN54LV126A: J or W Package SN74LV126A: D, DB, DGV, NS, or PW Package (Top View)



SN54LV126A: FK Package (Top View)



A. NC - No internal connection

Pin Functions

PIN	I/O	DESCRIPTION
1	10E	Enable pin
2	1A	Input 1
3	1Y	Output 1
4	20E	Enable 2
5	2A	Input 2
6	2Y	Output 2
7	GND	GND
8	3Y	Output 3
9	3A	Input 3
10	3OE	Enable 3
11	4Y	Output 4
12	4A	Input 4
13	40E	Enable 4
14	V _{CC}	V _{CC}

Copyright © 1998–2015, Texas Instruments Incorporated

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
VI	Input voltage ⁽²⁾	-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or power-off state (2)	-0.5	7	V
Vo	Output voltage (2)(3)	-0.5	V _{CC} + 0.5 V	V
I_{IK}	Input clamp current, V _I < 0		-20	mA
I _{OK}	Output clamp current, V _O < 0		-50	mA
Io	Continuous output current, $V_0 = 0$ to V_{CC}	-35	35	mA
	Continuous current through V _{CC} or GND	-70	70	mA
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

see (1)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
V	High level input voltage	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	V _{CC} × 0.7		V	
V _{IH}	High-level input voltage	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	$V_{CC} \times 0.7$			
		V _{CC} = 2 V		0.5		
.,	V _{IL} Low-level input voltage	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
VIL.		Low-level input voltage	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
V_{I}	Input voltage		0	5.5	V	
.,	Output voltage	High or low state	0	V_{CC}	V	
Vo	Output voltage	3-state	0	5.5	V	
		V _{CC} = 2 V		-50	μΑ	
	High level output ourrent	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		-2		
I _{OH}	High-level output current	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		-8	mA	
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		-16		

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



Recommended Operating Conditions (continued)

see (1)

			MIN MA	XX UNI	IT
		V _{CC} = 2 V		50 μA	4
	I _{OL} Low-level output current	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		2	
IOL		$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		8 mA	4
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		16	
		$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	2	00	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$	1	00 ns/	V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		20	
_	Operating free cir temperature	SN54LV126A	-55 1	25 °C	
T _A	Operating free-air temperature	SN74LV126A	-40 1	25	,

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		DB	DGV	NS	PW	UNIT
	THERMAL METRIC			14 PINS			UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	92.7	105.0	127.6	89.6	119.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.1	57.5	50.7	47.2	48.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	47.0	52.3	60.5	48.4	61.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.9	19.1	6.1	14.0	5.7	
ΨЈВ	Junction-to-board characterization parameter	46.7	51.8	59.8	48.1	61.0	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	$I_{OH} = -50 \mu A$	2 to 5.5 V	V _{CC} - 0.1			
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48			V
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			
V	I _{OL} = 50 μA	2 to 5.5 V			0.1	
	I _{OL} = 2 mA	2.3 V			0.4	V
V _{OL}	I _{OL} = 8 mA	3 V			0.44	
	I _{OL} = 16 mA	4.5 V			0.55	
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±1	μΑ
l _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0			5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V		1.6		pF

Product Folder Links: SN54LV126A SN74LV126A

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



6.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETER	FROM (INPUT) TO (OUTPUT)	LOAD	T _A = 25°C			MAINI	MAY	LINUT	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	APACITANCE MIN TYP MAX		MAX	UNIT		
t _{pd}	Α				7.1 ⁽¹⁾	13 ⁽¹⁾	1 (2)	15.5 ⁽²⁾	
t _{en}	OE	Y	C _L = 15 pF		7.4 ⁽¹⁾	13 ⁽¹⁾	1 ⁽²⁾	15.5 ⁽²⁾	ns
t _{dis}	OE				5.7 ⁽¹⁾	14.7 ⁽¹⁾	1 ⁽²⁾	17 ⁽²⁾	
t _{pd}	А	Y			9.2	16.5	1	18.5	
t _{en}	OE		C		9.5	16.5	1	18.5	
t _{dis}	OE		C _L = 50 pF		8.1	18.2	15	20.5	ns
t _{sk(o)}						2		2 ⁽³⁾	

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- 2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (3) Value applies for SN74LV126A only

6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT) TO (OUTPUT)	LOAD	Т	T _A = 25°C		MIN	MAY	LINIT	
PARAMETER	PROW (INPUT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	WAX	UNIT
t _{pd}	Α		C _L = 15 pF		5 ⁽¹⁾	8 ⁽¹⁾	1 ⁽²⁾	9.5 ⁽²⁾	
t _{en}	OE	Y			5.1 ⁽¹⁾	8 ⁽¹⁾	1 ⁽²⁾	9.5 ⁽²⁾	ns
t _{dis}	OE				4.4 ⁽¹⁾	9.7 ⁽¹⁾	1 ⁽²⁾	11.5 ⁽²⁾	
t _{pd}	Α	Y			6.4	11.5	1	13	
t _{en}	OE		C		6.6	11.5	1	13	
t _{dis}	OE		$C_L = 50 \text{ pF}$		6.1	13.2	1	15	ns
t _{sk(o)}						1.5		1.5 ⁽³⁾	

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (3) Value applies for SN74LV126A only

6.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETER	FROM (INPUT) TO	TO (OUTDUT)	LOAD	T _A = 25°C			BAINI	BAAV	LINUT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	WAX	UNIT
t _{pd}	Α				3.5 ⁽¹⁾	5.5 ⁽¹⁾	1 ⁽²⁾	6.5 ⁽²⁾	
t _{en}	OE	Υ	C _L = 15 pF		3.6 ⁽¹⁾	5.1 ⁽¹⁾	1 ⁽²⁾	6 ⁽²⁾	ns
t _{dis}	OE				3.3 ⁽¹⁾	6.8 ⁽¹⁾	1 ⁽²⁾	8 ⁽²⁾	
t _{pd}	А	Y			4.6	7.5	1	8.5	
t _{en}	OE		C		4.6	7.1	1	8	20
t _{dis}	OE		$C_L = 50 \text{ pF}$		4.3	8.8	1	10	ns
t _{sk(o)}		-			·	1		1 ⁽³⁾	

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.

(3) This values applies for SN74LV126A only

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated



6.9 Noise Characteristics for SN74LV126A

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see $^{(1)}$)

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.3	0.8	
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.2	-0.8	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.1		V
V _{IH(D)}	High-level dynamic input voltage	2.31			
$V_{IL(D)}$	Low-level dynamic input voltage			0.97	

⁽¹⁾ Characteristics are for surface-mount packages only.


6.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd} Power dissipation capacitance	Device discinction consistence	Outputs analysis C FO of 6 40 MHz	3.3 V	14.4	
	Outputs enable; $C_L = 50 \text{ pF}$, $f = 10 \text{ MHz}$	5 V	15.9	p⊦	

6.11 Typical Characteristics

TBD







Figure 2. SN74LV126A $t_{PD}\ vs\ V_{CC}$ at 25°C



7 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




8 Detailed Description

Overview 8.1

The SN74LV126A devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

- Wide operating voltage range, operates from 2 to 5.5 V
- Allows down voltage translation, inputs accept voltages to 5.5 V
- loff supports live insertion, partial power down mode, and back drive protection

8.4 Device Functional Modes

Table 1. Function Table (Each Buffer)

INP	OUTPUT	
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

Copyright © 1998-2015, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV126A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs are 5.5-V tolerant at any valid V_{CC} making Ideal for translating down to V_{CC} .

9.2 Typical Application




Figure 5. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions
 - Rise time and fall time specs see (Δt/ΔV) in Recommended Operating Conditions.
 - Specified High and low levels. See (V_{IH} and V_{IL}) in Recommended Operating Conditions.
- 2. Recommend output conditions
 - Load currents should not exceed 35 mA per output and 70 mA total for the part
 - Outputs should not be pulled above V_{CC}

Submit Documentation Feedback



Typical Application (continued)

9.2.3 Application Curve




Figure 6. Switching Characteristics Comparison

10 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended and if there are multiple V_{CC} terminals then .01 or .022 μ F is recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

11.2 Layout Example




Figure 7. Layout Recommendation



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LV126A	Click here	Click here	Click here	Click here	Click here	
SN74LV126A	Click here	Click here	Click here	Click here	Click here	

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

www.ti.com 13-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CNIZAL VA OCA D	A CTIVE	0010		4.4	50	DallC 9 Casas	(6)	Laval 4 0000 LINILINA	40 to 405	11/4004	
SN74LV126AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ANSR	ACTIVE	so	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV126A	Samples
SN74LV126APW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION

NSTRUMENTS



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV126ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV126ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV126ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV126APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV126APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 19-Aug-2022



*All dimensions are nominal

7 til dilliononono di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV126ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV126ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV126ANSR	so	NS	14	2000	356.0	356.0	35.0
SN74LV126APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV126APWT	TSSOP	PW	14	250	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV126AD	D	SOIC	14	50	506.6	8	3940	4.32
SN74LV126APW	PW	TSSOP	14	90	530	10.2	3600	3.5

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated