





SN74LV367A

SCLS398I - APRIL 1998 - REVISED MARCH 2023

# SN74LV367A Hex Buffers and Line Drivers With 3-State Outputs

## 1 Applications


Texas

- **Output expansion**
- LED matrix control
- 7-segment display control ٠

INSTRUMENTS

## 2 Features

- V<sub>CC</sub> operation of 2 V to 5.5 •
- Maximum t<sub>pd</sub> of 7 ns at 5 V
- Typical V<sub>OLP</sub> (output ground bounce) ٠ < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2.3 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Support mixed-mode voltage operation on all ports
- Latch-up performance exceeds 250 mA per JESD 17




## **3 Description**

The 'LV367A devices are hex buffers and line drivers designed for 2 V to 5.5 V  $V_{CC}$  operation.

### Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	D (SOIC, 16)	9 mm × 3.90 mm
SN74LV367A	DGV (TVSOP ,16)	3.60 mm × 4.40 mm
3N74LV307A	NS (SOP, 16)	10.20 mm x 5.30 mm
	PW (TSSOP, 16)	5.00 mm x 4.40 mm

For all available packages, see the orderable addendum at (1) the end of the data sheet.



To One Other Channel

## Logic Diagram (Positive Logic)





## **Table of Contents**

1 Applications1
2 Features1
3 Description1
4 Revision History2
5 Pin Configurations and Functions
6 Specifications
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings4
6.3 Recommended Operating Conditions5
6.4 Thermal Information5
6.5 Electrical Characteristics6
6.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V7
6.7 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V7
6.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V7
6.9 Noise Characteristics7
6.10 Operating Characteristics8
6.11 Typical Characteristics8
7 Parameter Measurement Information
8 Detailed Description10

8.1 Overview	. 10
8.2 Functional Block Diagram	. 10
8.3 Feature Description.	
8.4 Device Functional Modes	12
9 Application and Implementation	
9.1 Application Information	. 13
9.2 Typical Application	. 13
9.3 Power Supply Recommendations	
9.4 Layout	. 13
10 Device and Documentation Support	
10.1 Documentation Support	. 15
10.2 Receiving Notification of Documentation Updates	
10.3 Support Resources	. 15
10.4 Trademarks	
10.5 Electrostatic Discharge Caution	15
10.6 Glossary	15
11 Mechanical, Packaging, and Orderable	
Information	. 15

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision H (December 2022) to Revision I (March 2023)	Page
<ul> <li>Removed DB package from <i>Package Information</i> table and updated structural layout of document</li> <li>Updated thermal values for D package from RθJA = 73 to 107.7, all values in °C/W</li> </ul>	
Changes from Revision G (April 1998) to Revision H (December 2022)	Page
Updated the format of tables, figures, and cross-references throughout the document	1



## **5** Pin Configurations and Functions

10E 1A1 1Y1 1A2 1Y2	<b>[</b> 5	15 14 13 12	V <u>cc</u> 20E 2A2 2Y2 2A1
	4		
		12	
1A3	6	11	2Y1
1Y3	<b>[</b> 7	10	1A4
GND	8	9	1Y4



	PIN	TYPE	DESCRIPTION
NO.	NAME	TIPE	DESCRIPTION
1	1 OE	I	Output Enable 1
2	1A1	I	1A1 Input
3	1Y1	0	1Y1 Output
4	1A2	I	1A2 Input
5	1Y2	0	1Y2 Output
6	1A3	I	1A3 Input
7	1Y3	0	1Y3 Output
8	GND		Ground Pin
9	1Y4	0	1Y4 Output
10	1A4	I	1A4 Input
11	2Y1	0	2Y1 Output
12	2A1	I	2A1 Input
13	2Y2	0	2Y2 Output
14	2A2	I	2A2 Input
15	2 OE	I	Output Enable 2
16	V <sub>CC</sub>		Power Pin

#### Table 5-1. Pin Functions



## 6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> Output voltage range applied in the high or low state <sup>(2) (3)</sup>		-0.5	7	V
Vo	Output voltage range applied in the high or low state <sup>(2) (3)</sup>			V <sub>CC</sub> + 0.5	V
l <sub>IK</sub>	Input clamp current	put clamp current V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current V <sub>O</sub> = 0 to V <sub>CC</sub>			±35	mA
	Continuous current through V <sub>CC</sub> or GND			±70	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5-V maximum.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
V	High lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V
V <sub>IH</sub>	nigh-level liiput voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		v
		$V_{CC}$ = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5	
V	Low lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		$V_{CC} \times 0.3$	v
	Low-level input voltage Input voltage Output voltage High-level output current	$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	V
Vo	O Output voltage	High or low state	0	V <sub>CC</sub>	V
Output voltage	Output voltage	3-state	0	5.5	v
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current Low-level output current	V <sub>CC</sub> = 2 V		-50	μA
		$V_{CC}$ = 2.3 V to 2.7 V		-2	
I <sub>OH</sub>		V <sub>CC</sub> = 3 V to 3.6 V		-8	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-16	
		V <sub>CC</sub> = 2 V		50	μA
	Low lovel output ourrent	$V_{CC}$ = 2.3 V to 2.7 V		2	
I <sub>OL</sub>		V <sub>CC</sub> = 3 V to 3.6 V		8	mA
		$V_{CC}$ = 4.5 V to 5.5 V		16	
	t/Δv Input transition rise or fall rate	V <sub>CC</sub> = 2.3 V to 2.7 V		200	
Δt/Δv		V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		$V_{CC}$ = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature	· · · · ·	-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	D	DGV	NS	PW	UNIT
Ē		16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	107.7	120	64	131.2	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



## **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	SN	74LV367A		UNIT	
PARAMETER	IEST CC	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	I <sub>OH</sub> = –50 μA		2 V to 5.5 V	$V_{CC} - 0.1$				
	I <sub>OH</sub> = -2 mA		2.3 V	2			V	
V <sub>OH</sub>	I <sub>OH</sub> =8 mA		3 V	2.48			v	
	I <sub>OH</sub> = -16 mA	I <sub>OH</sub> = -16 mA		3.8				
	I <sub>OL</sub> = 50 μA		2 V to 5.5 V			0.1		
.,	I <sub>OL</sub> = 2 mA		2.3 V			0.4	V	
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA		3 V			0.44		
	I <sub>OL</sub> = 16 mA		4.5 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND					±1	μA	
I <sub>OZ</sub>	$V_0 = V_{CC}$ or GND		5.5 V			±5	μA	
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND,	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$				20	μA	
I <sub>off</sub>	$V_{O}$ = or $V_{O}$ = 0 to 5.5 V		0			5	μA	
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		3		pF	
Co	$V_{I} = V_{CC}$ or GND		3.3 V		5.2		pF	



## 6.6 Switching Characteristics, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V

PARAMETER	FROM TO LOAD		T,	<sub>A</sub> = 25°C		SN74LV	/367A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t <sub>pd</sub>	A	Y			6.4	12.7	1	16	
t <sub>en</sub>	ŌĒ	Y	C <sub>L</sub> = 15 pF		6.9	14.9	1	20	ns
t <sub>dis</sub>	ŌĒ	Y	-		6.4	14.9	1	20	
t <sub>pd</sub>	A	Y			8.6	17.5	1	21	
t <sub>en</sub>	ŌĒ	Y			9.4	19.7	1	25	
t <sub>dis</sub>	ŌĒ	Y	C <sub>L</sub> = 50 pF		10.1	19.7	1	25	ns
t <sub>sk(o)</sub>			]			2		2	

over recommended operating free-air temperature range (unless otherwise noted)

## 6.7 Switching Characteristics, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	Τ <sub>4</sub>	_ = 25°C		SN74LV367A		UNIT	
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT	
t <sub>pd</sub>	A	Y			4.7	8.3	1	10		
t <sub>en</sub>	ŌĒ	Y	C <sub>L</sub> = 15 pF		5.1	10.5	1	12.5	ns	
t <sub>dis</sub>	ŌĒ	Y			4.9	10.5	1	12.5		
t <sub>pd</sub>	A	Y			6.2	11.8	1	13.5		
t <sub>en</sub>	ŌĒ	Y			6.8	14	1	16		
t <sub>dis</sub>	ŌE	Y	C <sub>L</sub> = 50 pF		7.3	13.6	1	15.5	ns	
t <sub>sk(o)</sub>						1.5		1.5		

### 6.8 Switching Characteristics, V<sub>CC</sub> = 5 V $\pm$ 0.5 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C		SN74LV367	UNIT	
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t <sub>pd</sub>	A	Y			3.6	5.9	1	7	
t <sub>en</sub>	ŌĒ	Y	C <sub>L</sub> = 15 pF		3.8	7.2	1	8.5	ns
t <sub>dis</sub>	ŌĒ	Y			2.6	7.2	0	8.5	
t <sub>pd</sub>	A	Y			4.5	7.9	1	9	
t <sub>en</sub>	ŌĒ	Y	C <sub>L</sub> = 50 pF		4.9	9.2	1	10.5	<b>D</b> 0
t <sub>dis</sub>	ŌĒ	Y	- CL - 50 pr		4.5	9.2	0	10.5	ns
t <sub>sk(o)</sub>						1		1	

#### **6.9 Noise Characteristics**

### $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V




## 6.10 Operating Characteristics

#### T<sub>A</sub> = 25°C


	PARAMETER	TEST	CONDITIONS	V <sub>cc</sub>	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>1</sub> = 50 pF,	f = 10 MHz	3.3 V	14.9	pF
	rower dissipation capacitance	C <sub>L</sub> = 50 p⊢,		5 V	17.4	

## 6.11 Typical Characteristics





### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns,
  - t<sub>f</sub> ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuit and Voltage Waveforms



## 8 Detailed Description

### 8.1 Overview

The 'LV367A devices are hex buffers and line drivers designed for 2 V to 5.5 V  $V_{CC}$  operation. These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'LV367A devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable  $(1\overline{OE} \text{ and } 2\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram



Figure 8-1. Logic Diagram (Positive Logic)



#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10-k\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

#### 8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.3 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

#### 8.3.4 Partial Power Down (I<sub>off</sub>)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the  $I_{off}$  specification in the *Electrical Characteristics* table.


#### 8.3.5 Clamp Diode Structure

Figure 8-2 shows the inputs and outputs to this device have negative clamping diodes only.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.







## 8.4 Device Functional Modes

(E	(Each Buffer/ Driver)									
INPUTS OUTPUT										
ŌĒ	Y									
L	Н	Н								
L	L	L								
Н	х	Z								

#### Table 8-1. Function Table (Each Buffer/ Driver)



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LV367A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are 5 V tolerant allowing for down translation to  $V_{CC}$ .

#### 9.2 Typical Application




Figure 9-1. Expanding IOs to Drive LEDs

#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple V<sub>CC</sub> terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1.0  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input



depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.

#### 9.4.2 Layout Example




Figure 9-2. Layout Example for the SN74LV367A



## 10 Device and Documentation Support

#### **10.1 Documentation Support**

#### **10.1.1 Related Documentation**

For related documentation, see the following:

- · Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### **10.4 Trademarks**

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)		Ū			(=)	(6)	(0)		()	
SN74LV367AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ADE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV367A	Samples
SN74LV367APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367APWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV367ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV367ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV367ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV367APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV367APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Feb-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV367ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV367ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV367ANSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LV367APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV367APWT	TSSOP	PW	16	250	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

23-Feb-2023

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LV367AD	D	SOIC	16	40	507	8	3940	4.32
SN74LV367ADE4	D	SOIC	16	40	507	8	3940	4.32

## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **NS0016A**



## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated