

Technical documentation



Support & training



SN74LV594A-Q1 SCLS887 – DECEMBER 2022

SN74LV594A-Q1 Automotive 8-Bit Parallel-Out Serial Shift Registers

1 Features

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C, T_A
 - Device HBM ESD Classification Level 2
 Device CDM ESD Classification Level C6
 - Available in wettable flank QFN (WBQB) package
- 2 V to 5.5 V V_{CC} operation
- Maximum tpd of 6.5 ns at 5 V
- Typical V_{OLP} (output ground bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Support mixed-mode voltage operation on all ports
- 8-bit serial-in, parallel-out shift registers with storage
- Independent direct overriding clears on shift and storage registers
- Independent clocks for shift and storage registers
- Latch-up performance exceeds 100 mA per JESD 78, Class II

2 Applications

- Output expansion
- LED matrix control
- 7-segment display control


3 Description

The SN74LV594A-Q1 devices are 8-bit shift registers designed for 2-V to 5.5-V V_{CC} operation.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SN74LV594A-Q1	BQB (WQFN, 16)	3.60 mm × 2.60 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	8 D
2 Applications1	8
3 Description1	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings 4	ç
6.3 Recommended Operating Conditions5	
6.4 Thermal Information5	11
6.5 Electrical Characteristics6	
6.6 Switching Characteristics: V _{CC} = 2.5 V ± 0.2 V6	1
6.7 Switching Characteristics: V _{CC} = 3.3 V ± 0.3 V7	
6.8 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$ 7	1
6.9 Timing Requirements: V _{CC} = 2.5 V ± 0.2 V	1
6.10 Timing Requirements: V _{CC} = 3.3 V ± 0.3 V	1
6.11 Timing Requirements: $V_{CC} = 5 V \pm 0.5 V$	1
6.12 Noise Characteristics	1
6.13 Operating Characteristics9	13
6.14 Typical Characteristics10	
7 Parameter Measurement Information	

8 Detailed Description	.12
8.1 Overview	12
8.2 Functional Block Diagram	12
8.3 Feature Description.	
8.4 Device Functional Modes	
9 Application and Implementation	14
9.1 Application Information	14
9.2 Typical Application	14
10 Power Supply Recommendations	
11 Layout	17
11.1 Layout Guidelines	
11.2 Layout Example	17
12 Device and Documentation Support	
12.1 Receiving Notification of Documentation Updates.	
12.2 Support Resources	18
12.3 Trademarks	
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	18

4 Revision History

DATE	REVISION	NOTES
December 2022	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. D, DB, or PW Package 16-Pin SOIC, SSOP, or TSSOP (Top View)

P	IN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
Q _B	1	0	Output B
Q _C	2	0	Output C
Q _D	3	0	Output D
Q _E	4	0	Output E
Q _F	5	0	Output F
Q _G	6	0	Output G
Q _H	7	0	Output H
GND	8	G	Ground pin
Q _{H'}	9	0	Q _H inverted
SRCLR	10	I	Serial clear
SRCLK	11	I	Serial clock
RCLK	12	I	Storage clock
RCLR	13	I	Storage clear
SER	14	I	Serial input
Q _A	15	0	Output A
Vcc	16	Р	Power pin
Thermal Pad		-	Thermal Pad ⁽¹⁾

Table 5-1. Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage		-0.5	7	V
Input voltage ⁽²⁾		-0.5	7	V
Voltage range applied to any output in the hi	igh-impedance or power-off state ⁽²⁾	-0.5	7	V
Output voltage ^{(2) (3)}	-0.5	V _{CC} + 0.5	V	
Input clamp current	V ₁ < 0	-20		mA
Output clamp current	V _O < 0	-50		mA
Continuous output current	$V_{O} = 0$ to V_{CC}	-25	25	mA
Storage temperature		-65	150	°C
	Input voltage ⁽²⁾ Voltage range applied to any output in the hi Output voltage ^{(2) (3)} Input clamp current Output clamp current Continuous output current	Input voltage ⁽²⁾ Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ Output voltage ^{(2) (3)} Input clamp current $V_1 < 0$ Output clamp current $V_0 < 0$ Continuous output current $V_0 = 0$ to V_{CC}	$\begin{tabular}{ c c c } Supply voltage & -0.5 \\ \hline Input voltage(2) & -0.5 \\ \hline Voltage range applied to any output in the high-impedance or power-off state(2) & -0.5 \\ \hline Output voltage(2) (3) & -0.5 \\ \hline Input clamp current & V_1 < 0 & -20 \\ \hline Output clamp current & V_0 < 0 & -50 \\ \hline Continuous output current & V_0 = 0 to V_{CC} & -25 \\ \hline \end{tabular}$	Supply voltage-0.57Input voltage ⁽²⁾ -0.57Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ -0.57Output voltage ⁽²⁾ (3)-0.5V _{CC} + 0.5Input clamp current $V_l < 0$ -20Output clamp current $V_0 < 0$ -50Continuous output current $V_0 = 0$ to V_{CC} -2525

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value is limited to 5.5 V maximum.

6.2 ESD Ratings

			VALUE	UNIT
	-	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾	±2000	.,
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1000	V

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V	High lovel input veltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		v
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V
۷IL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	v
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	μA
	High-level input current	V _{CC} = 2.3 V to 2.7 V		-2	
I _{OH}	riigii-ievei iliput current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		–12	
		V _{CC} = 2 V		50	μA
1	Low-level output current	V _{CC} = 2.3 V to 2.7 V		2	
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating CMOS Inputs, SCBA004.

6.4 Thermal Information

		SN74LV594A-Q1	
	THERMAL METRIC ⁽¹⁾	BQB (WQFN)	UNIT
		16 PINS	-
R _{θJA}	Junction-to-ambient thermal resistance	86.0	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	82.6	
$R_{\theta J B}$	Junction-to-board thermal resistance	54.9	°C/M
Ψ_{JT}	Junction-to-top characterization parameter	9.5	°C/W
Ψјв	Junction-to-board characterization parameter	54.9	
Ψјс	Junction-to-bottom characterization parameter	32.5	1

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT	
	I _{OH} = –50 μA	2 V to 5.5 V	V _{CC} - 0.1				
DH DL C	I _{OH} = -2 μA	2.3 V	2			V	
V _{OH}	I _{OH} = –6 μA	3 V	2.48	·		v	
	I _{OH} = –12 μA	4.5 V	3.8	·			
	I _{OH} = –50 μA	2 V to 5.5 V		·	0.1		
	I _{OH} = -2 μA	2.3 V		·	0.4	V	
V _{OL}	I _{OH} = –6 μA	3 V		·	0.44	v	
	I _{OH} = –12 μA	4.5 V		·	0.55		
1	V _I = 5.5 V or GND	0 to 5.5 V		·	±1	μA	
lcc	$V_I = V_{CC}$ of GND, $I_O = 0$	5.5 V		·	20	μA	
off	V_1 or V_0 = 0 to 5.5 V	0		·	5	μA	
Ci	V _I = V _{CC} or GND	3.3 V		3.5		pF	

over operating free-air temperature range (unless otherwise noted)

6.6 Switching Characteristics: V_{CC} = 2.5 V \pm 0.2 V

over recommended operating free-air temperature range (unless otherwise noted). See Figure 6-1.

PARAMETER	FROM	то			T _A = 25°C		-40°C TO 12	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	LUAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f _{max}			C _L = 15 pF	65	80		35		MHz
			C _L = 50 pF	60	70		30		INITIZ
t _{PLH}		Q _A – Q _H			6.4	10.6	1	12.5	
t _{PHL}	RCLK	$Q_A - Q_H$			6.3	10.4	1	12.5	
t _{PLH}		0	0 - 15 - 15		7.4	12.1	1	15	
t _{PHL}		Q _H '	C _L = 15 pF		7.2	11.6	1	15	ns
		$Q_A - Q_H$			7.9	12.7	1	15.5	
t _{PHL}		Q _H '			7.4	11.9	1	15.5	
t _{PLH}		0 0			9.5	14.1	1	17	
t _{PHL}	SRCLR	$Q_A - Q_H$			10.8	15.5	1	19.5	
t _{PLH}	_	0	C _L = 50 pF		10.6	15.7	1	18.5	
t _{PHL}		Q _H '	C _L = 50 pF		11.3	16.1	1	20.5	ns
	RCLR	$Q_A - Q_H$	1		12.1	17.4	1	21	
t _{PHL}		Q _H ']		11.6	16.5	1	20.6	



6.7 Switching Characteristics: V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted). See Figure 6-1.

PARAMETER	FROM	то		TA	= 25°C		–40°C TO 125	–40°C TO 125°C	
PARAMETER	(INPUT)	(OUTPUT)	LUAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
£			C _L = 15 pF	80	120		60		MHz
f _{max}			C _L = 50 pF	55	105		40		IVITZ
t _{PLH}		0 0			4.6	8	1	10.5	
t _{PHL}	SRCLK	Q _A – Q _H			4.9	8.2	1	10.5	
t _{PLH}	1		0 - 15 - 5		5.4	9.1	1	11.5	
t _{PHL}				C _L = 15 pF		5.5	9.2	1	11.6
	RCLK	$Q_A - Q_H$			6	9.8	1	12.1	
t _{PHL}		Q _H '			5.6	9.2	1	12	
t _{PLH}		0 0					1	12.5	
t _{PHL}	SRCLR	$Q_A - Q_H$					1	15	
t _{PLH}		0	0 - 50 mF				1	14	
t _{PHL}		Q _{H'}	C _L = 50 pF				1	15.5	ns
	RCLR	$Q_A - Q_H$					1	16.1	
t _{PHL}		Q _H '					1	16	

6.8 Switching Characteristics: V_{CC} = 5 V \pm 0.5 V

over recommended operating free-air temperature range (unless otherwise noted). See Figure 6-1.

PARAMETER	FROM	то	LOAD CAPACITANCE	TA	= 25°C		–40°C TO 125°C		UNIT
PARAMETER	(INPUT)	(OUTPUT)	LUAD CAPACITANCE	MIN	TYP	MAX			UNIT
£			C _L = 15 pF	135	170		105		MHz
f _{max}			C _L = 50 pF	120	140		85		IVITIZ
t _{PLH}		Q _A – Q _H			3.3	6.2	1	8	
t _{PHL}	RCLK	$Q_A - Q_H$			3.7	6.5	1	8.5	
t _{PLH}		0			3.7	6.8	1	8.5	
t _{PHL}		Q _H	C _L = 15 pF		4.1	7.2	1	9	ns
		$Q_A - Q_H$			4.5	7.6	1	9.5	
t _{PHL}		Q _H '	4.1	7.1	1	9			
t _{PLH}		0 0			4.9	7.8	1	9.6	
t _{PHL}	SRCLR	$Q_A - Q_H$			5.8	8.9	1	11	
t _{PLH}	1	0			5.5	8.6	1	10.5	
t _{PHL}		Q _H	C _L = 50 pF		6	9.2	1	11.5	ns
	RCLR	$Q_A - Q_H$			6.6	10	1	12	
t _{PHL}		Q _H '			6	9.2	1	11.5	8.5 9 9.5 9 9 9 9 0.6 11 0.5 1.5 12

6.9 Timing Requirements: V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range. See Figure 6-1.

			T _A = 25°C	–40°C TO 125°C	UNIT
			MIN MA	X MIN MA	
+	Bulaa duration	RCLK or SRCLK high or low	7	8.5	ns
tw Pulse duration RCKR or SCRCLR low 6 SER before SRCLK↑ 5.5	7.5	115			
		SER before SRCLK↑	5.5	6	
		SRCLK↑ before RCLK↑	8	10	
t _{su}	Setup time	SCRCLR low before RCLK ⁽¹⁾	8.5	10.5	ns
		SRCLR high (inactive) before SRCLK↑	6	7.5	
		RCLK high (inactive) before RCLK↑	6.7	8.5	
t _h	Hold time	SER after SRCLK↑	1.5	2	ns

(1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

6.10 Timing Requirements: V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range. See Figure 6-1.

			T _A = 25°C		–40°C TO 125°	UNIT	
			MIN	MAX	MIN	MAX	UNIT
t Dulas duration		RCLK or SRCLK high or low	5.5		6.5		20
ι _w	W Pulse duration	RCKR or SCRCLR low	5		6		ns
		SER before SRCLK↑	3.5		4		
		SRCLK↑ before RCLK↑	8		9.5		
t _{su}	Setup time	SCRCLR low before RCLK ⁽¹⁾	8		10		ns
		SRCLR high (inactive) before SRCLK↑	4.2		5.5		
		RCLK high (inactive) before RCLK↑	4.6		6		
t _h	Hold time	SER after SRCLK↑	1.5		2		ns

(1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

6.11 Timing Requirements: V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range. See Figure 6-1.

			T _A = 25°C	;	–40°C TO 125°C		UNIT
			MIN	MAX	MIN		UNIT
t Dulas duratio	Pulse duration	RCLK or SRCLK high or low	5		6		20
t _w	Fuise duration	RCKR or SCRCLR low	5.2		6.2	ns	
		SER before SRCLK↑	3		3.5		
		SRCLK↑ before RCLK↑	5		6		
t _{su}	Setup time	SCRCLR low before RCLK ⁽¹⁾	5		5.5		ns
		SRCLR high (inactive) before SRCLK↑	2.9		4		
		RCLK high (inactive) before RCLK↑	3.2		4.5		
t _h	Hold time	SER after SRCLK↑	2		2.5		ns

(1) This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



6.12 Noise Characteristics

over operating free-air temperature range	(unless otherwise noted), V_{CC} = 3.3 V, C_{I} = 50 pF, T_{A} = 25°C ⁽¹⁾
over operating nee-an temperature range	$(u) = 30 p_1, T_A = 20 0^{\circ}$


	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.1	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.8		V
V _{IH(V)}	High-level dynamic input voltage	2.31			V
V _{IL(V)}	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.

6.13 Operating Characteristics

T_A = 25°C


	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
C _{pd}	Power dissipation capacitance	f - 10 MHz	3.3 V	93	
		f = 10 MHz 5 V	112	рF	








6.14 Typical Characteristics





7 Parameter Measurement Information



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
 - D. The outputs are measured one at a time, with one input transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPHL and tPLH are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SN74LV594A-Q1 devices are 8-bit shift registers designed for 2-V to 5.5-V V_{CC} operation.

These devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear (\overline{RCLR} , \overline{SRCLR}) inputs are provided on the shift and storage registers. A serial output ($Q_{H'}$) is provided for cascading purposes. The shift-register (SRCLK) and storage-register (RCLK) clocks are positive-edge triggered. If the clocks are tied together, then the shift register always is one clock pulse ahead of the storage register.

8.2 Functional Block Diagram





8.3 Feature Description

The device's wide operating range allows it to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.

8.4 Device Functional Modes

		INPUTS	FUNCTION								
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION						
Х	Х	L	X	Х	Shift register is cleared.						
L	1	н	х	х	First stage of shift register goes low. Other stages store the data of previous stage, repectively.						
н	1	н	x	х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.						
L	Ļ	Н	X	X	Shift register state is not changed.						
Х	Х	Х	X	L	Storage register is cleared.						
Х	X	Х	↑ (н	Shift register data is stored in the storage register.						
Х	Х	Х	Ļ	Н	Storage register state is not changed.						

Table 8-1. Function Table



9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV594A-Q1 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs.

9.2 Typical Application







9.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so consider routing and load conditions to prevent ringing.





9.2.2 Detailed Design Procedure

- · Recommended input conditions:
 - Rise time and fall time specs. See ($\Delta t/\Delta V$) in Section 6.3.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in Section 6.3.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.


9.2.3 Application Curves







RCLK rising edge shifts data to the output registers



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.



11 Layout 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin, then it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

11.2 Layout Example



Figure 11-1. Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV594AQWBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV594Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV594A-Q1 :



Catalog : SN74LV594A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

BQB 16

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






BQB0016B

PACKAGE OUTLINE WQFN - 0.8 mm max height

INDSTNAME



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




BQB0016B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQB0016B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

INDSTNAME



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated