











SN74LVC1G123

SCES586D -JULY 2004-REVISED JUNE 2015

SN74LVC1G123 Single Retriggerable Monostable Multivibrator With Schmitt-Trigger Inputs

Features

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 8 ns at 3.3 V
- Supports Mixed-Mode Voltage Operation on All Ports
- Supports Down Translation to V_{CC}
- Schmitt-Trigger Circuitry on A and B Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- **AV Receivers**
- Blu-ray Players and Home Theaters
- **DVD** Recorders and Players
- Desktop PCs or Notebook PCs
- Digital Radio and Internet Radio Players
- Digital Video Cameras (DVC)
- **Embedded PCs**
- **GPS: Personal Navigation Devices**
- Mobile Internet Devices
- Network Attached Storage (NAS)
- Personal Digital Assistant (PDA)
- Server PSU
- Solid-State Drive (SSD): Client and Enterprise
- Video Analytics Servers
- Wireless Headsets, Keyboards, and Mice

3 Description

The SN74LVC1G123 device is a single retriggerable monostable multivibrator designed for 1.65-V to 5.5-V V_{CC} operation.

This monostable multivibrator features output pulseduration control by three methods. In the first method, the A input is low, and the B input goes high. In the second method, the B input is high, and the \overline{A} input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and R_{ext}/C_{ext} (positive) and an external resistor connected between R_{ext}/C_{ext} and V_{CC}. To obtain variable pulse durations, connect an external variable resistance between R_{ext}/C_{ext} and V_{CC}. The output pulse duration also can be reduced by taking CLR low.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A and B inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SSOP (8)	2.95 mm × 2.80 mm			
SN74LVC1G123	VSSOP (8)	2.30 mm × 2.00 mm			
	DSBGA (8)	1.91 mm × 0.91 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)






Table of Contents

1	Features 1	8	Detailed Description	11
2	Applications 1		8.1 Overview	11
3	Description 1		8.2 Functional Block Diagram	11
4	Revision History		8.3 Feature Description	11
5	Pin Configuration and Functions		8.4 Device Functional Modes	12
5 8	Specifications	9	Application and Implementation	13
•	6.1 Absolute Maximum Ratings		9.1 Application Information	13
	6.2 ESD Ratings		9.2 Typical Application	13
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	15
	6.4 Thermal Information	11	Layout	15
	6.5 Electrical Characteristics		11.1 Layout Guidelines	15
	6.6 Timing Requirements		11.2 Layout Example	16
	6.7 Switching Characteristics, $C_L = 15 \text{ pF}$, -40°C to	12	Device and Documentation Support	16
	85°C7		12.1 Documentation Support	
	6.8 Switching Characteristics, C _L = 50 pF, -40°C to		12.2 Community Resources	16
	85°C 7		12.3 Trademarks	16
	6.9 Switching Characteristics, $C_L = 50 \text{ pF}$, -40°C to		12.4 Electrostatic Discharge Caution	16
	125°C		12.5 Glossary	16
	6.10 Operating Characteristics	13	Mechanical, Packaging, and Orderable	
	6.11 Typical Characteristics 8		Information	1 <mark>6</mark>
1	Parameter Measurement Information 9			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (October 2013) to Revision D

Page

- Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and


Changes from Revision B (January 2007) to Revision C **Page**

•	Updated document to new TI data sheet format	1
•	Updated Features	1
•	Updated operating temperature range.	4
•	Added Thermal Information table.	5


Submit Documentation Feedback




5 Pin Configuration and Functions



See mechanical drawings for dimensions.



YZP Package 8-Pin DSBGA Bottom View



Pin Functions

P	IN	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
Ā	1	I	Falling edge sensitive input; requires B and CLR to be held high.
В	2	- 1	Rising edge sensitive input; requires \overline{A} to be held low and \overline{CLR} to be held high.
CLR	3	I	Clear, Active Low; also can operate as rising edge sensitive input if \overline{A} is held low and B is held high.
GND	4	_	Ground
Q	5	0	Output
C _{ext}	6	_	Connects only to the external capacitor
R _{ext} /C _{ext}	7	_	Connects to the external capacitor and resistor
V _{CC}	8	_	Power



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage ⁽²⁾		-0.5	6.5	V
Vo	Voltage applied to any output in the high-imped	lance or power-off state (2)	-0.5	6.5	V
Vo	Voltage applied to any output in the high or low state (2)(3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		- 50	mA
I _{OK}	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND		±100	mA	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human body m	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	+2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	+1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
\/	Supply voltage	Operating	1.65	5.5	V
V _{CC}	Supply voltage	Data retention only	1.5		V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		
\/	High lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			V
V _{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.7 × V _{CC}		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
\/	Low level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
V _{IL}	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		8.0	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			
V_{I}	Input voltage		0	5.5	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 1.65 V		-4	
		$V_{CC} = 2.3 \text{ V}$		8	
I _{OH}	High-level output current	V 2.V		-16	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 4.5 V		-32	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
		V _{CC} = 1.65 V		4	
I _{OL}		$V_{CC} = 2.3 \text{ V}$ w-level output current		8	
	Low-level output current			16	mA
		V _{CC} = 3 V		24	
		V _{CC} = 4.5 V		32	
R _{ext} ⁽²⁾	Futornal timing registance	V _{CC} = 2 V	5		ŀO.
R _{ext} `	External timing resistance	V _{CC} ≥ 3 V	1		kΩ
T _A	Operating free-air temperature		-40	125	°C

⁽²⁾ R_{ext}/C_{ext} is an I/O and must not be connected directly to GND or V_{CC} .

6.4 Thermal Information

			SN74LVC1G123			
	THERMAL METRIC ⁽¹⁾	DCT (SSOP) DCU (VSSOP) YZP (DSB			UNIT	
		8 PINS	8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	220	227	102	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED.	TEOT	CONDITIONS	v	-40°C	TO 85°C		–40°C	TO 125°C	;	UNIT	
'	PARAMETER	IESI	CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	X	
		I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1					
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			1.2				
V _{OH}		$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9			V		
		I _{OH} = -16 mA		3 V	2.4			2.4				
		$I_{OH} = -24 \text{ mA}$		3 V	2.3			2.3				
		$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			3.8					
		I _{OL} = 100 μA		1.65 V to 5.5 V			0.1			0.1		
		I _{OL} = 4 mA	1.65 V			0.45			0.45			
Vol	V _{OL}	I _{OL} = 8 mA	2.3 V			0.3			0.3	V		
		$I_{OL} = 16 \text{ mA}$ $I_{OL} = 24 \text{ mA}$		3 V			0.4			0.4		
				3 V			0.55			0.55		
		$I_{OL} = 32 \text{ mA}$	4.5 V			0.55			0.55			
	R _{ext} /C _{ext} ⁽²⁾	B = GND,	$\overline{A} = \overline{CLR} = V_{CC}$	1.65 V to			±0.25			±0.25		
I _I	A, B, CLR	V _I = 5.5 V or GND		5.5 V			±1			±1	μA	
I _{off}	$\overline{A},B,Q,\overline{CLR}$	V_I or $V_O = 5.5 \text{ V}$		0			±10			±10	μΑ	
I _{CC}	Quiescent	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V			20			20	μΑ	
				1.65 V			165			165		
				2.3 V			220			220	1	
I_{CC}	Active state	$V_I = V_{CC}$ or GND,	$R_{ext}/C_{ext} = 0.5 V_{CC}$	3 V			280			280	μΑ	
					4.5 V			650			650	
				5.5 V			975			975		
Cı		$V_I = V_{CC}$ or GND		3.3 V		3					pF	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) This test is performed with the terminal in the OFF-state condition.



6.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 8)

							−40°C TO 125°C						
PARAMETER		TEST CONDITIONS		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT	
					MIN	TYP	MIN	TYP	MIN	TYP	MIN	TYP	
4 INI	Dulas duration	CLR			8		4		3		2.5		
t _w IN	Pulse duration	A or B trigger			8		4		3		2.5		ns
		D	B - 1 kO	C _{ext} = 100 pF						5.5		4.5	ns
			$R_{ext} = 1 k\Omega$	$C_{ext} = 100 \mu F$						1.4		1.1	μs
t _{rr}	Pulse retrigger time		$R_{\text{ext}} = 5 \text{ k}\Omega$	C _{ext} = 100 pF		75		45					ns
			1X _{ext} = 5 K22	$C_{ext} = 100 \mu F$		1.8		1.4					μs




Figure 1. Required Timing Circuit




Figure 2. Input/Output Timing Diagram

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



6.7 Switching Characteristics, $C_L = 15 \text{ pF}, -40^{\circ}\text{C}$ to 85°C

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 8)

				−40°C TO 85°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B		7	18.5	52	4	17	3	11.5	2	7.6	
	CLR	Q	5	12.4	34	3	11.5	2	8	1.5	5.5	ns
	CLR trigger		7	17.4	54	4	15.5	3	10.5	2	7	

6.8 Switching Characteristics, $C_L = 50 \text{ pF}, -40^{\circ}\text{C}$ to 85°C

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 9)

				−40°C TO 85°C									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT	
				MIN	TYP ⁽¹⁾	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B			6	18.6	57	3	18.5	2	12.5	1.5	8.2	
t _{pd}	CLR	Q		4	11.6	36.5	2	12.5	1.5	8.6	1.5	6	ns
	CLR trigger			5	17.3	59	2.5	17	2	11.5	1.5	7.5	
			$C_{ext} = 28 pF,$ $R_{ext} = 2 k\Omega$		225	600	190	220	170	200	150	180	ns
t _w OUT ⁽²⁾		Q	$C_{ext} = 0.01 \mu F,$ $R_{ext} = 10 k\Omega$		100	110	100	110	100	110	100	110	μs
			$C_{ext} = 0.1 \mu F,$ $R_{ext} = 10 k\Omega$		1	1.1	1	1.1	1	1.1	1	1.1	ms

⁽¹⁾ $T_A = 25^{\circ}C$

6.9 Switching Characteristics, $C_L = 50 \text{ pF}$, -40°C to 125°C

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 9)

							–40°C	TO 12	5°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
				MIN	TYP ⁽¹⁾	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B			6		58	3	19.5	2	13.2	1.5	8.7	
t _{pd}	CLR	Q		4		37	2	13.5	1.5	9.2	1.5	6.5	ns
	CLR trigger			5		60	2.5	18	2	12	1.5	8	
			$C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		225	600	190	220	170	200	150	180	ns
t _w OUT ⁽²⁾		Q	$C_{ext} = 0.01 \mu F,$ $R_{ext} = 10 k\Omega$		100	110	100	110	100	110	100	110	μs
			$C_{ext} = 0.1 \mu F,$ $R_{ext} = 10 k\Omega$		1	1.1	1	1.1	1	1.1	1	1.1	ms

⁽¹⁾ $T_A = 25^{\circ}C$

6.10 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$

'A - 2	_0 0							
PARAMETER		TEST CONI	V _{CC} = 1.8 V	$V_{CC} = 2.5 \text{ V}$	$V_{CC} = 3.3 \text{ V}$	$V_{CC} = 5 V$	UNIT	
		TEST CONDITIONS		TYP	TYP	TYP	TYP	UNIT
Power dissipation		$\overline{A} = low, B = high,$	$R_{ext} = 1 k\Omega,$ No C_{ext}			35	37	~F
C _{pd}	capacitance	CLR = 10 MHz	$R_{ext} = 5 k\Omega,$ No C_{ext}	41	40			pF


⁽²⁾ $t_w = Duration of pulse at Q output$

⁽²⁾ $t_w = Duration of pulse at Q output$



6.11 Typical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated




7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD	CIRCUIT

	INI	PUTS	.,	.,			.,	
V _{CC}	V_{I}	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_Δ	
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	15 pF	1 M Ω	0.15 V	
2.5 V \pm 0.2 V	v_{cc}	≤2 ns	V _{CC} /2	2×V _{CC}	15 pF	1 M Ω	0.15 V	
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 Μ Ω	0.3 V	
5 V \pm 0.5 V	v_{cc}	≤2.5 ns	V _{CC} /2	2×V _{CC}	15 pF	1 M Ω	0.3 V	




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 8. Load Circuit and Voltage Waveforms




Parameter Measurement Information (continued)



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

.,	INI	INPUTS		V	0	_	v
V _{CC}	V_{I}	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_\Delta$
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	v_{cc}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	v_{cc}	≤2.5 ns	V _{CC} /2	2×V _{CC}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 9. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

The SN74LVC1G123 device is a single retriggerable monostable multivibrator designed for 1.65-V to 5.5-V V_{CC} operation.

This monostable multivibrator features output pulse-duration control by three methods. In the first method, the \overline{A} input is low, and the \overline{B} input goes high. In the second method, the \overline{B} input is high, and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the \overline{B} input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and $R_{\text{ext}}/C_{\text{ext}}$ (positive) and an external resistor connected between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . To obtain variable pulse durations, connect an external variable resistance between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . The output pulse duration also can be reduced by taking $\overline{\text{CLR}}$ low.


Pulse trigge<u>ring</u> occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The \overline{A} and B inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking \overline{CLR} low. \overline{CLR} can be used to override \overline{A} or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

The SN74LVC1G123 device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

8.2 Functional Block Diagram



8.3 Feature Description

This part is available in the Texas Instruments NanoFreeTM package. It supports 5-V V_{CC} operation and accepts inputs up to 5.5 V. The max t_{nd} is 8 ns at 3.3 V. It supports mixed-mode voltage operation on all ports.

Down translation can be achieved to V_{CC} from up to 5.5 V.

Schmitt-trigger circuitry on \overline{A} and B inputs allows for slow input transition rates. The device can be edge triggered from active-high or active-low gated logic inputs. It can support up to 100% duty cycle from retriggering.

Clear can be used to terminate the output pulse early.

Glitch-free power-up reset is on all outputs.

loff supports live insertion, partial-power-down mode, and back-drive protection.

Latch-up performance exceeds 100 mA per JESD 78, Class II.

Copyright © 2004–2015, Texas Instruments Incorporated

Submit Documentation Feedback



8.4 Device Functional Modes

Table 1 lists the functional modes for the SN74LVC1G123.

Table 1. Function Table

	INPUTS	OUTPUTS	
CLR	Ā	В	Q
L	X	X	L
Х	Н	X	L ⁽¹⁾
Х	X	L	L ⁽¹⁾
Н	L	↑	Л
Н	↓	Н	Л
1	L	Н	Л

⁽¹⁾ These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

Submit Documentation Feedback



Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G123 can be used for many applications. The application shown here is a switch debounce circuit. Many switches produce multiple triggers when pressed, and the debounce circuit turns the many triggers into one. This circuit takes advantage of the retrigger capability of the SN74LVC1G123 in that the output pulse length only has to be longer than the longest individual bounce (typically less than 1 ms).

9.2 Typical Application




Figure 10. Typical Application of the SN74LVC1G123

9.2.1 Design Requirements

- 1. Recommended Input Conditions:
 - For specified high and low levels, see V_{IH} and V_{II} in Recommended Operating Conditions.
 - Inputs and outputs are overvoltage tolerant, allowing them to go as high as 4.6 V at any valid V_{CC}.
- 2. Recommended Output Conditions:
 - Load current should not exceed values listed in Recommended Operating Conditions.

9.2.2 Detailed Design Procedure

Copyright © 2004-2015, Texas Instruments Incorporated

The values for V_{CC}, R_{PU}, R, and C must be selected for proper operation.

V_{CC} is selected at 1.8 V. This value is usually driven by the logic voltage of the system, but is arbitrary in this case.

 R_{PU} is selected at 10 k Ω .

R and C are selected via the plots in *Application Curves* and are based on the time desired for the output pulse. In this case, the output pulse will be 1 ms. Since the supply voltage has been selected at 1.8 V, Figure 11 is used to determine the R and C values required. First convert the desired pulse width (tw), 1 ms, to ns. This yields 10⁶ ns. Next follow that line across to see which R and C values intersect it.

R is selected at 10 k Ω because that line intersects nicely with 10⁶ ns and 10⁵ pF, making the selection of C at 0.1 μF easy.




Table 2. Application Specific Values

PARAMETER	VALUE
V _{CC}	1.8 V
R _{PU}	10 kΩ
t _w	1 ms
R (R _{ext})	10 kΩ
C (C _{ext})	0.1 µF

In addition to the shown components, a $0.1-\mu F$ decoupling capacitor from V_{CC} to ground should be placed as close as possible to the device.


9.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated





10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If multiple pins are labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 16 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

Submit Documentation Feedback



11.2 Layout Example




Figure 16. Trace Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated

www.ti.com

31-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC1G123DCTRE4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 (R, Z)	Samples
74LVC1G123DCTRG4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 (R, Z)	Samples
74LVC1G123DCTTE4	ACTIVE	SM8	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 (R, Z)	Samples
74LVC1G123DCTTG4	ACTIVE	SM8	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 (R, Z)	Samples
74LVC1G123DCURE4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23R	Samples
74LVC1G123DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23R	Samples
74LVC1G123DCUTG4	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23R	Samples
SN74LVC1G123DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 (R, Z)	Samples
SN74LVC1G123DCTT	ACTIVE	SM8	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C23 (R, Z)	Samples
SN74LVC1G123DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(22FT, C23Q, C23R)	Samples
SN74LVC1G123DCUT	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C23J, C23Q, C23R)	Samples
SN74LVC1G123YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(D87, D8N)	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2022

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Mar-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC1G123DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
74LVC1G123DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G123DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC1G123DCTT	SM8	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC1G123DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G123YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1




www.ti.com 25-Mar-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC1G123DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
74LVC1G123DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC1G123DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC1G123DCTT	SM8	DCT	8	250	182.0	182.0	20.0
SN74LVC1G123DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74LVC1G123YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0






NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated