











SN74LVC1G57

SCES414P - NOVEMBER 2002 - REVISED NOVEMBER 2016

# **SN74LVC1G57 Configurable Multiple-Function Gate**

#### **Features**

- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
  - Supports Down Translation to V<sub>CC</sub>
- Max  $t_{pd}$  of 6.3 ns at 3.3 V
- Schmitt-Triggered Inputs
- Low Power Consumption, 10-µA Maximum I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Available in the Texas Instruments NanoFree™ Package

## **Applications**

- Active Noise Cancellation (ANC)
- **Barcode Scanners**
- **Blood Pressure Monitors**
- **CPAP Machines**
- Cable Solutions
- Embedded PCs
- Field Transmitter: Temperature or Pressure Sensors
- HVAC: Heating, Ventilating, and Air Conditioning
- TVs: High-Definition (HDTV), LCD, and Digital
- Video Communications Systems

### 3 Description

The SN74LVC1G57 device features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and buffer. All inputs can be connected to  $V_{CC}$  or GND.

This device functions as an independent gate, but because of Schmitt action, it may have different input threshold levels for positive-going  $(V_{T+})$  and negativegoing  $(V_{T_-})$  signals.

This configurable multiple-function gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


NanoFree™ package technology is breakthrough in IC packaging concepts, using the die as the package.

#### Device Information<sup>(1)</sup>

DEVICE NAME	PACKAGE	BODY SIZE (NOM)
SN74LVC1G57DBV	SOT-23 (6)	2.90 mm × 1.60 mm
SN74LVC1G57DCK	SC70 (6)	2.00 mm × 1.25 mm
SN74LVC1G57DRL	SOT (6)	1.60 mm × 1.20 mm
SN74LVC1G57DRY	SON (6)	1.45 mm × 1.00 mm
SN74LVC1G57DSF	SON (6)	1.00 mm × 1.00 mm
SN74LVC1G57YZP	DSBGA (6)	1.41 mm × 0.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)



Copyright © 2016, Texas Instruments Incorporated

**Page** 

**Page** 



## **Table of Contents**

1	Features 1	8.3 Feature Description 8
2	Applications 1	8.4 Device Functional Modes 8
3	Description 1	9 Application and Implementation 10
4	Revision History2	9.1 Application Information 10
5	Pin Configuration and Functions3	9.2 Typical Application 10
6	Specifications4	10 Power Supply Recommendations 12
٠	6.1 Absolute Maximum Ratings 4	11 Layout 12
	6.2 ESD Ratings	11.1 Layout Guidelines 12
	6.3 Recommended Operating Conditions	11.2 Layout Example 12
	6.4 Thermal Information	12 Device and Documentation Support 13
	6.5 Electrical Characteristics5	12.1 Documentation Support
	6.6 Switching Characteristics	12.2 Receiving Notification of Documentation Updates 13
	6.7 Typical Characteristics	12.3 Community Resources
7	Parameter Measurement Information	12.4 Trademarks 13
8	Detailed Description8	12.5 Electrostatic Discharge Caution
•	8.1 Overview 8	12.6 Glossary 13
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information13

## 4 Revision History

Changes from Revision O (December 2013) to Revision P

Changes from Revision L (January 2007) to Revision M

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<ul> <li>Added Applications section, Device Information table, ESD Ratings table, Thermal Information Description section, Device Functional Modes, Application and Implementation section, Power Recommendations section, Layout section, Device and Documentation Support section, and M Packaging, and Orderable Information section</li> </ul>	Supply lechanical,
<ul> <li>Changed Package thermal impedance, R<sub>θJA</sub>, values From: 165°C/W To: 223°C/W (DBV), From: 271.7°C/W (DCK), From: 142°C/W To: 252.5°C/W (DRL), and From: 123°C/W To: 124°C/W (Y</li> </ul>	n: 259°C/W To:
Changes from Revision N (April 2013) to Revision O	Page
Changed I <sub>off</sub> in Features	1
Changed Operating temperature range	4
Changes from Revision M (October 2011) to Revision N	Page
Removed Ordering Information table; package updates now included in Package Ordering Add	dendum 1


Submit Documentation Feedback


Copyright © 2002–2016, Texas Instruments Incorporated




## 5 Pin Configuration and Functions









**Pin Functions** 

	PIN		DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	In1	I	Logic input 1
2	GND	_	Ground
3	In0	I	Logic input 0
4	Y	0	Logic output
5	V <sub>CC</sub>	_	Power
6	ln2	I	Logic input 2

Product Folder Links: SN74LVC1G57



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>		-0.5	6.5	V
Input voltage, V <sub>I</sub> <sup>(2)</sup>		-0.5	6.5	V
Valtage and Complied to any extensity V	High-impedance or power-off state (2)	-0.5	6.5	
Voltage range (applied to any output), V <sub>O</sub>	High or low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)			-50	mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)			-50	mA
Continuous output current, I <sub>O</sub>			±50	mA
Continuous current through V <sub>CC</sub> or GND			±100	mA
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
.,		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ /
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
\/	Cupply voltage	Operating	1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
$I_{OH}$	High-level output current	V <sub>CC</sub> = 3 V		-16	mA
				-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
$I_{OL}$	Low-level output current	.ow-level output current		16	mA
		V <sub>CC</sub> = 3 V		24	
		V <sub>CC</sub> = 4.5 V		32	
-	Operation for a sin town part we	BGA package	-40	85	°C
$T_A$	Operating free-air temperature	All other packages	-40	125	-0

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation, see *Implications of Slow or Floating CMOS Inputs* (SCBA004).

Product Folder Links: SN74LVC1G57

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the Recommended Operating Conditions table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

			SN74LVC1G57					
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT)	DCK (SOT)	DRL (SOT)	YZP (DSGBA)	DSF (SON)	DRY (SON)	UNIT
		6 PINS	6 PINS	6 PINS	6 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	223	271.7	252.5	124	360.1	332.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	174.4	129.8	111.6	1.4	158.8	198.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	71	73.1	118.5	29.7	213.5	189	°C/W
ΨЈТ	Junction-to-top characterization parameter	57.1	8.3	11.8	0.5	20.4	44.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	70.3	72.4	118.8	30.1	213.2	189.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP <sup>(1)</sup> MAX	UNIT
		V <sub>CC</sub> = 1.65 V		0.79	1.16	
		V <sub>CC</sub> = 2.3 V	1.11	1.56		
$V_{T+}$	Positive-going input threshold voltage	V <sub>CC</sub> = 3 V	V <sub>CC</sub> = 3 V			V
		V <sub>CC</sub> = 4.5 V		2.16	2.74	
		V <sub>CC</sub> = 5.5 V		2.61	3.33	
		V <sub>CC</sub> = 1.65 V		0.35	0.62	
		V <sub>CC</sub> = 2.3 V		0.58	0.87	
$V_{T-}$	Negative-going input threshold voltage	V <sub>CC</sub> = 3 V		0.84	1.19	V
		V <sub>CC</sub> = 4.5 V		1.41	1.9	
		V <sub>CC</sub> = 5.5 V		1.87	2.29	
		V <sub>CC</sub> = 1.65 V		0.3	0.62	
		V <sub>CC</sub> = 2.3 V		0.4	0.8	
$\Delta V_{T}$	Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )	V <sub>CC</sub> = 3 V		0.53	0.87	V
		V <sub>CC</sub> = 4.5 V	0.71	1.04		
		V <sub>CC</sub> = 5.5 V	0.71	1.11		
		V <sub>CC</sub> = 1.65 V to 5.5 V, I <sub>OH</sub> =	–100 μΑ	V <sub>CC</sub> - 0.1		
		$V_{CC} = 1.65 \text{ V}, I_{OH} = -4 \text{ mA}$	1.2			
		V <sub>CC</sub> = 2.3 V, I <sub>OH</sub> = -8 mA		1.9		
V <sub>OH</sub>		$V_{CC} = 3 \text{ V}, I_{OH} = -16 \text{ mA}$		2.4		V
		$V_{CC} = 3 \text{ V}, I_{OH} = -24 \text{ mA}$		2.3		
		$V_{CC} = 4.5 \text{ V}, I_{OH} = -32 \text{ mA}$		3.8		
		$V_{CC} = 1.65 \text{ V to } 5.5 \text{ V, } I_{OL} =$	100 μΑ		0.1	
		V <sub>CC</sub> = 1.65 V, I <sub>OL</sub> = 4 mA			0.45	
		V <sub>CC</sub> = 2.3 V, I <sub>OL</sub> = 8 mA			0.3	
.,			$T_A = -40$ °C to 85°C		0.4	.,
$V_{OL}$		$V_{CC} = 3 \text{ V}, I_{OL} = 16 \text{ mA}$	$T_A = -40^{\circ}C$ to 125°C		0.45	V
		V <sub>CC</sub> = 3 V, I <sub>OL</sub> = 24 mA	+		0.55	
			$T_A = -40$ °C to 85°C		0.55	
		$V_{CC} = 4.5 \text{ V}, I_{OL} = 32 \text{ mA}$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$		0.58	
l <sub>l</sub>		V <sub>CC</sub> = 0 V to 5.5 V, V <sub>I</sub> = 5.5 V or GND			±1	μA
I <sub>off</sub>		$V_{CC} = 0 \text{ V}, V_{I} \text{ or } V_{O} = 5.5 \text{ V}$			±10	μA
I <sub>CC</sub>		$V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}, V_1 = 5.5 \text{ V or GND}, I_0 = 0$			10	μΑ
$\Delta I_{CC}$		$V_{CC} = 3 \text{ V to } 5.5 \text{ V, one input}$ other inputs at $V_{CC}$ or GND		500	μΑ	
Ci		$V_{CC} = 3.3 \text{ V}, V_{I} = V_{CC} \text{ or GN}$	D		3.5	pF

Product Folder Links: SN74LVC1G57

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C



## **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CON	DITIONS	MIN TYP <sup>(1)</sup> MAX	UNIT
			V <sub>CC</sub> = 1.8 V	20	
	Dower dissination consistence	f 40 MH = T 25°C	V <sub>CC</sub> = 2.5 V	20	
$C_{pd}$	Power dissipation capacitance	f = 10 MHz, T <sub>A</sub> = 25°C	V <sub>CC</sub> = 3.3 V	21	pF
		V <sub>CC</sub> = 5 V	22		


## 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted; see Figure 3)

PARAMETER		TEST CONDITIONS		MIN	TYP MAX	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3.2	14.4	
		T 4000 to 0500	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2	8.3	
		$T_A = -40$ °C to 85°C	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	6.3	1
	Any input to Y (output) $T_{A} = -40^{\circ}\text{C to } 125^{\circ}$		$V_{CC} = 5 V \pm 0.5 V$	1.1	5.1	1
t <sub>pd</sub>			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3.2	16.4	+
		T 40°C to 105°C	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2	9.3	
		1 <sub>A</sub> = -40°C to 125°C	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	7.3	
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1.1	6.1	

## 6.7 Typical Characteristics






Submit Documentation Feedback

Copyright © 2002–2016, Texas Instruments Incorporated




#### 7 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

.,	INPUTS		.,	.,			.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$oldsymbol{V}_{\Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	$V_{CC}$	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V <sub>CC</sub>	≤2.5 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	50 pF	500 Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



### 8 Detailed Description


#### 8.1 Overview

The SN74LVC1G57 device features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and buffer. All inputs can be connected to  $V_{\rm CC}$  or GND.

The CMOS device has high output drive while maintaining low static power dissipation over a broad  $V_{CC}$  operating range.

This configurable multiple-function gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 Schmitt-Trigger Inputs

Schmitt-trigger inputs are designed to provide a minimum separation between positive and negative switching thresholds. This allows for noisy or slow inputs that would cause problems such as oscillation or excessive current draw with normal CMOS inputs

#### 8.3.2 Inputs Accept Voltages to 5.5 V

The SN74LVC1G57 is a configurable multiple-function gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. Inputs are over-voltage tolerant up to 5.5 V. This feature allows the use of this device as a translator in a mixed 1.8-V, 3.3-V, and 5-V system environment.

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC1G57 and Table 2 lists the logic configuration images.

**Table 1. Function Table** 

	INPUTS								
ln2	ln1	In0	Y						
L	L	L	Н						
L	L	Н	L						
L	Н	L	Н						
L	Н	Н	L						
Н	L	L	L						
Н	L	Н	L						
Н	Н	L	Н						
Н	Н	Н	Н						

Submit Documentation Feedback

Copyright © 2002–2016, Texas Instruments Incorporated



## **Table 2. Logic Configurations**

LOGIC FUNCTION	FIGURE NO.
2-Input AND	Figure 4
2-Input AND with both inputs inverted	Figure 7
2-Input NAND with inverted input	Figure 5 and Figure 6
2-Input OR with inverted input	Figure 5 and Figure 6
2-Input NOR	Figure 7
2-Input NOR with both inputs inverted	Figure 4
2-Input XNOR	Figure 8





Figure 4. 2-Input AND Gate

Figure 5. 2-Input NAND Gate With Inverted A Input






Figure 6. 2-Input NAND Gate With Inverted B Input

Figure 7. 2-Input NOR Gate




Figure 8. 2-Input XNOR Gate



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74LVC1G57 features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, NAND, NOR, XNOR, inverter, and buffer. All inputs can be connected to  $V_{CC}$  or GND.

## 9.2 Typical Application

This application shows the SN74LVC1G57 configured as an OR gate with an inverted input. This particular configuration is helpful for dual sensor or switch applications where one of the inputs is normally closed or a logic high 1. Normally this application would require two external gates, but because the SN74LVC1G57 can be configured to meet this function the application can be implemented with a single chip solution.




Figure 9. Dual-Sensor Alarm Trigger

Submit Documentation Feedback



### Typical Application (continued)

#### 9.2.1 Design Requirements

#### 9.2.1.1 Application Truth Table

Because we are working with two independent alarm triggers, we need to ensure that the alarm signal is only sent whenever either condition is met. Therefore our resulting truth table will look very much like a logic OR function. However, since we are also assuming one of the conditions to always be true, i.e. a door that should remain closed, we make use of the inverted input in Table 3.

**INPUTS OUTPUT** ALARM TRIGGER OR SWITCH **SENSOR** Χ Н L L L Н Χ Н Н

Table 3. Dual-Sensor Truth Table


#### 9.2.1.2 Schmitt-Trigger Inputs

On a normal (non-Schmitt-Trigger) input the part will switch at the same point on the rising edge and falling edge. With a slow rising edge the part will switch at the threshold. When the switch occurs it will require current from  $V_{CC}$ . When current is forced from  $V_{CC}$ , the  $V_{CC}$  level can drop causing the threshold to shift. When the threshold shifts it will cross the input again causing the part to switch again. This can go on and on causing oscillation which can cause excessive current. The same thing can happen if there is noise on the input. The noise can cross the threshold multiple times and cause oscillation or multiple clocking. The solution to these problems is to use a Schmitt-Trigger type device to translate the slow or noisy edges into something faster that will meet the input rise and fall specs of the following device. A true Schmitt-Trigger input will not have rise and fall time limitations.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input conditions:
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended output conditions:
  - Load currents should not exceed 20 mA on the output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 9.2.3 Application Curves






Figure 11. Simulated Output VOH at 1.8 V and 25°C



## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 11 Layout

## 11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 12 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

#### 11.2 Layout Example




Figure 12. Trace Example

Submit Documentation Feedback



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC1G57

www.ti.com 2-Aug-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC1G57DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA7O, CA7R)	Samples
SN74LVC1G57DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(CL5, CLF, CLJ, CL K, CLR)	Samples
SN74LVC1G57DCKRG4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CLF	Samples
SN74LVC1G57DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(1K2, CL7, CLR)	Samples
SN74LVC1G57DRY2	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Samples
SN74LVC1G57DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Samples
SN74LVC1G57DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Samples
SN74LVC1G57YZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	CLN	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Aug-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G57DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G57DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
SN74LVC1G57DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G57DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G57DCKRG4	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G57DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G57DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
SN74LVC1G57DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74LVC1G57DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G57DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G57YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 9-Aug-2022



\*All dimensions are nominal

All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G57DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC1G57DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
SN74LVC1G57DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G57DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G57DCKRG4	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G57DRLR	SOT-5X3	DRL	6	4000	202.0	201.0	28.0
SN74LVC1G57DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
SN74LVC1G57DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G57DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G57DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G57YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0



PLASTIC SMALL OUTLINE



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.





NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



#### NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated