

SN74LVC2G126 Dual Bus Buffer Gate With 3-State Outputs

1 Features

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4ns at 3.3V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output VOH Undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V, T}_{A} = 25^{\circ}\text{C}$
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the V_{CC} Level
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 1000-V Charged-Device Model

2 Applications

- · Cable Modem Termination Systems
- High-Speed Data Acquisition and Generation
- Military: Radars and Sonars
- Motor Controls: High-Voltage
- · Power Line Communication Modems
- SSDs: Internal or External
- Video Broadcasting and Infrastructure: Scalable **Platforms**
- · Video Broadcasting: IP-Based Multi-Format Transcoders
- Video Communication Systems


3 Description

These bus transceivers are designed for 1.65-V to 3.6-V V_{CC} operation. The SN74LVC2G126 device is a dual line driver with 3-state output. The output is disabled when the output-enable input is low.

Device Information

Р	ART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN7	4LVC2G126DCT	SM8 (8)	2.95 mm × 2.80 mm
SN7	4LVC2G126DCU	VSSOP (8)	2.30 mm × 2.00 mm
SN7	4LVC2G126YZP	DSBGA (8)	1.91 mm × 0.91 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic




Table of Contents

1 Features	1	8.2 Functional Block Diagram	9
2 Applications	1	8.3 Feature Description	9
3 Description	1	8.4 Device Functional Modes	
4 Revision History		9 Application and Implementation	10
5 Pin Configuration and Functions		9.1 Application Information	
6 Specifications		9.2 Typical Application	
6.1 Absolute Maximum Ratings		10 Power Supply Recommendations	
6.2 ESD Ratings	4	11 Layout	
6.3 Recommended Operating Conditions	5	11.1 Layout Guidelines	12
6.4 Thermal Information	5	11.2 Layout Example	
6.5 Electrical Characteristics		12 Device and Documentation Support	13
6.6 Switching Characteristics, –40°C to +85°C	6	12.1 Receiving Notification of Documentation Updat	es 13
6.7 Switching Characteristics, –40°C to +125°C	6	12.2 Support Resources	
6.8 Operating Characteristics	7	12.3 Trademarks	13
6.9 Typical Characteristics		12.4 Electrostatic Discharge Caution	
7 Parameter Measurement Information	8	12.5 Glossary	13
8 Detailed Description		13 Mechanical, Packaging, and Orderable Information	
4 Revision History NOTE: Page numbers for previous revisions may of		, -	
NOTE: Page numbers for previous revisions may c Changes from Revision M (September 2016) to	Revis	ion N (September 2020)	Page
NOTE: Page numbers for previous revisions may continuous from Revision M (September 2016) to Updated the numbering format for tables, figure	Revis es, and	ion N (September 2020) I cross-references throughout the document	1
NOTE: Page numbers for previous revisions may continue to the Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to Figure 1.	Revises, and	ion N (September 2020) I cross-references throughout the document	1 Page
NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features	Revises, and	ion N (September 2020) I cross-references throughout the document on M (September 2016)	1 Page
NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features	Revises, and	ion N (September 2020) I cross-references throughout the document	Page
NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table	Revises, and	ion N (September 2020) I cross-references throughout the document on M (September 2016)	Page
NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table	Revision	ion N (September 2020) I cross-references throughout the document on M (September 2016)	Page11
NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table Added Operating junction temperature, T _J in Ab	Revision Revision Dissolute	ion N (September 2020) I cross-references throughout the document on M (September 2016) e Maximum Ratings	Page111
NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table Added Operating junction temperature, T _J in Ab Changes from Revision K (November 2013) to F	Revision Rev	ion N (September 2020) I cross-references throughout the document on M (September 2016) e Maximum Ratings on L (December 2014)	Page11
NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table Added Operating junction temperature, T _J in Ab Changes from Revision K (November 2013) to F Added Applications, Device Information table, E	Revisies, and Revisies described Revisies Revisi	ion N (September 2020) I cross-references throughout the document on M (September 2016) Maximum Ratings on L (December 2014) atings table, Typical Characteristics, Feature	Page111
 NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to Feedback Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table Added Operating junction temperature, T_J in Abstraction Added Applications, Device Information table, Education Section, Device Functional Modes, Description section, Device Functional Modes, Description 	Revision Rev	ion N (September 2020) I cross-references throughout the document on M (September 2016) Maximum Ratings on L (December 2014) atings table, Typical Characteristics, Feature ation and Implementation section, Power Supply	Page1134 Page
 NOTE: Page numbers for previous revisions may of Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table Added Operating junction temperature, T_J in Ab Changes from Revision K (November 2013) to F Added Applications, Device Information table, E Description section, Device Functional Modes, Recommendations section, Layout section, Device 	Revision Rev	con N (September 2020) I cross-references throughout the document	Page11
Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table Added Operating junction temperature, T _J in Ab Changes from Revision K (November 2013) to F Added Applications, Device Information table, E Description section, Device Functional Modes, Recommendations section, Layout section, Dev Packaging, and Orderable Information section.	Revision Rev	ion N (September 2020) I cross-references throughout the document on M (September 2016) E Maximum Ratings on L (December 2014) atings table, Typical Characteristics, Feature ation and Implementation section, Power Supply and Documentation Support section, and Mechanica	Page134 Page
Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table Updated pinout images and Pin Functions table Added Operating junction temperature, T _J in Ab Changes from Revision K (November 2013) to F Added Applications, Device Information table, E Description section, Device Functional Modes, Recommendations section, Layout section, Dev Packaging, and Orderable Information section.	Revision Rev	con N (September 2020) I cross-references throughout the document	Page134 Page
Changes from Revision M (September 2016) to Updated the numbering format for tables, figure Changes from Revision L (December 2014) to F Deleted Machine Model from Features Updated Device Information table. Updated pinout images and Pin Functions table Added Operating junction temperature, T _J in Ab Changes from Revision K (November 2013) to F Added Applications, Device Information table, E Description section, Device Functional Modes, Recommendations section, Layout section, Dev Packaging, and Orderable Information section Updated Features Changes from Revision J (January 2007) to Rev	Revision Revision	ion N (September 2020) I cross-references throughout the document on M (September 2016) Maximum Ratings on L (December 2014) atings table, Typical Characteristics, Feature ation and Implementation section, Power Supply and Documentation Support section, and Mechanica	Page1 Page14 Page /,1

Submit Document Feedback

Updated operating temperature range.....5

5 Pin Configuration and Functions



See mechanical drawings for dimensions.

Figure 5-1. DCT or DCU Package 8-Pin SM8 or VSSOP Top View




Figure 5-2. YZP Package 8-Pin DSBGA Bottom View

Pin Functions

	PIN		TYPE	DESCRIPTION		
NAME	SM8, VSSOP	DSBGA	IIFE	DESCRIPTION		
1A	2	B1	I	1A Input		
10E	1	A1	I	10E Enable/Input		
1Y	6	C2	0	1Y Output		
2A	5	D2	I	2A Input		
20E	7	B2	I	20E Enable/Input		
2Y	3	C1	0	2Y Output		
GND	4	D1	_	Ground Pin		
V _{CC}	8	A2	_	Power Pin		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage			-0.5	6.5	V
VI	Input voltage ⁽²⁾				6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾				6.5	V
Vo	Voltage range applied to any output in the high or low state ^{(2) (3)}				V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0			-50	mA
I _{OK}	Output clamp current	V _O < 0			-50	mA
Io	Continuous output current	•			±50	mA
	Continuous current through V _{CC} or GND				±100	mA
T_{J}	Operating junction temperature				150	°C
T _{stg}	Storage temperature			-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Section 6.3* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the Section 6.3 table.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
.,	Cumphy voltage	Operating	1.65	5.5	V	
V_{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
.,	High level in motors the me	V _{CC} = 2.3 V to 2.7 V	1.7		V	
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	2		V	
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
.,	Laurania markarakana	V _{CC} = 2.3 V to 2.7 V		0.7	V	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8	V	
		V _{CC} = 4.5 V to 5.5 V		0.3 × V _{CC}		
VI	Input voltage		0	5.5	V	
V (Output valtage	High or low state	0	V _{CC}	V	
V _O	Output voltage	3-state	0	5.5	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-8		
I _{OH}	High-level output current	V _{CC} = 3 V		-16	mA	
		V _{CC} – 3 V		-24		
		V _{CC} = 4.5 V		-32		
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		8		
I_{OL}	Low-level output current	V _{CC} = 3 V		16	mA	
		V _{CC} – 3 V		24		
		V _{CC} = 4.5 V		32		
		V _{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	-	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		10	ns/V	
		V _{CC} = 5 V ± 0.5 V		5		
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*,SCBA004.

6.4 Thermal Information

	SN74LVC2G126				
THERMAL METRIC ⁽¹⁾	DCT (SM8) DCU (VSSOP) YZP (DSBGA)			UNIT	
		8 PINS			
R _{θJA} Junction-to-ambient thermal resistance	220	227	102	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A =	= 25°C		-40°C to +8	35°C	-40°C to +12	5°C	UNIT	
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	MIN	MAX	UNII	
	I _{OH} = -100 μA	1.65 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1		V _{CC} - 0.1			
	I _{OH} = -4 mA	1.65 V	1.2			1.2		1.2			
V _{OH}	I _{OH} = –8 mA	2.3 V	1.9			1.9		1.9		V	
	I _{OH} = -16 mA	3 V	2.4			2.4		2.4			
	I _{OH} = -24 mA	- 3 V	2.3			2.3		2.3			
	I _{OH} = –32 mA	4.5 V	3.8			3.8		3.8			
	I _{OL} = 100 μA	1.65 V to 5.5 V			0.1		0.1		0.1		
	I _{OL} = 4 mA	1.65 V			0.45		0.45		0.45		
V _{OL}	I _{OL} = 8 mA	2.3 V			0.3		0.3		0.3	V	
	I _{OL} = 16 mA	3 V			0.4		0.4		0.4		
	I _{OL} = 24 mA	3 V			0.55		0.55		0.55	i	
	I _{OL} = 32 mA	4.5 V			0.55		0.55		0.75		
I _I A or OE inputs	V _I = 5.5 V or GND	0 to 5.5 V			±5		±5		±5	μA	
I _{off}	V _I or V _O = 5.5 V	0			±10		±10		±10	μA	
l _{oz}	V _O = 0 to 5.5 V	3.6 V			10		10		10	μA	
I _{cc}	V _I = 5.5 V or GND I _O = 0	1.65 V to 5.5 V			10		10		10	μA	
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 5.5 V			500		500		500	μΑ	
Data inputs	V _I = V _{CC} or GND	3.3 V		3.5						pF	
Control inputs	AI - ACC OL GIAD	3.5 v		4						ы	
Co	V _O = V _{CC} or GND	3.3 V		6.5						pF	

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Switching Characteristics, -40°C to +85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

		1 3	·	-40°C to +85°C								
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.19		V _{CC} = 2 ± 0.2		V _{CC} = ± 0.3		V _{CC} = ± 0.	= 5 V 5 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	t _{pd}	Α	Y	3.5	9.8	1.7	4.9	1.4	4	1	3.2	ns
Ī	t _{en}	OE	Y	3.5	10	1.7	5	1.5	4.1	1	3.1	ns
Ī	t _{dis}	OE	Y	1.7	12.6	1	5.7	1	4.4	1	3.3	ns

6.7 Switching Characteristics, -40°C to +125°C

over recommended operating free-air temperature range (unless otherwise noted) (seeFigure 7-1)

			-40°C to +125°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 1.8 V V _{CC} = 2.5 V ± 0.15 V ± 0.2 V					V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y	3.5	10.8	1.7	5.9	1.4	5	1	3.7	ns
t _{en}	OE	Y	3.5	11	1.7	6	1.5	5.1	1	3.6	ns
t _{dis}	OE	Y	1.7	13.6	1	6.7	1	5.4	1	3.8	ns

Product Folder Links: SN74LVC2G126


TPD

6.8 Operating Characteristics

 $T_A = 25^{\circ}$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT	
	7,110 11112121	PANAMETEN		TYP	TYP	TYP	TYP	Oitii	
_	Power dissipation	Outputs enabled	f = 10 MHz	19	19	20	22	pF	
Cpd	capacitance	Outputs disabled	1 - 10 101112	2	2	2	3	, hr	

6.9 Typical Characteristics







Figure 6-1. TPD Across Tempearture at 3.3 V_{CC}

Figure 6-2. TPD Across V_{CC} at 25°C




7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
$t_{_{\mathrm{PLZ}}}/t_{_{\mathrm{PZL}}}$	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	INI	PUTS	V	V	•	_	.,
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _∟	$R_{\scriptscriptstyle L}$	V _A
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. $t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. $t_{\mbox{\tiny PLH}}$ and $t_{\mbox{\tiny PHL}}$ are the same as $t_{\mbox{\tiny pd}}.$
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description


8.1 Overview

The SN74LVC2G126 device contains a dual buffer gate with output enable control and performs the Boolean function Y = A.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

8.2 Functional Block Diagram



8.3 Feature Description

- 1.65 V to 5.5 V operating voltage range
- · Allows down voltage translation
 - 5 V to 3.3 V
 - 5 V or 3.3 V to 1.8V
- Inputs accept voltages to 5.5 V
 - 5-V tolerance on input pin
- I_{off} feature
 - Allows voltage on the inputs and outputs when V_{CC} is 0 V
 - Able to prevent leakage when V_{CC} is 0 V

8.4 Device Functional Modes

Table 8-1 lists the functional modes of SN74LVC2G126.

Table 8-1. Function Table

INP	JTS	OUTPUT
OE	Α	Y
Н	Н	Н
Н	L	L
L	Χ	Z

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC2G126 device is a high-drive CMOS device that can be used as an output enabled buffer with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V, making it ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing it to translate down to V_{CC} .

9.2 Typical Application




Figure 9-1. Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive also creates faster edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Section 6.3 table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the Section 6.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommended Output Conditions:
 - · Load currents should not exceed 50 mA per output and 100 mA total for the part.

9.2.3 Application Curve




Figure 9-2. I_{CC} vs Frequency

10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 6.3 table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01- μ F or 0.022- μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. Install the bypass capacitor as close to the power terminal as possible for the best results.



11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 11-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This does not disable the input section of the I/Os so they also cannot float when disabled.

11.2 Layout Example




Figure 11-1. Layout Diagram

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Copyright © 2020 Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

29-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC2G126DCTRG4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26 Z	Samples
74LVC2G126DCUTG4	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26R	Samples
SN74LVC2G126DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C26 Z	Samples
SN74LVC2G126DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C26J, C26Q, C26R)	Samples
SN74LVC2G126DCUT	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C26J, C26Q, C26R)	Samples
SN74LVC2G126YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	(CN7, CNN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- ⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

29-Jan-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G126:

Enhanced Product: SN74LVC2G126-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Sep-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are florifical	I	I							1.70			
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC2G126DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126DCUT	VSSOP	DCU	8	250	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G126YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 21-Sep-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC2G126DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G126DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G126DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74LVC2G126DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G126DCUT	VSSOP	DCU	8	250	180.0	180.0	18.0
SN74LVC2G126YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated