

### FEATURES

Controlled Baseline

 One Assembly/Test Site, One Fabrication Site

- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Unregulated Battery Operation Down to 2.7 V
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

### **DESCRIPTION/ORDERING INFORMATION**

This octal bus transceiver is designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device is designed for asynchronous communication between data buses. It transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $\overline{(OE)}$  input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCBS768A-NOVEMBER 2003-REVISED JUNE 2006

- ESD Protection Exceeds JESD 22

   2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

	DB OR PW PACKAGE (TOP VIEW)										
DIR [ A1 [ A2 [ A3 [ A4 [ A5 [ A6 [ A7 ]	1 2 3 4 5 6 7 8	Ο	20 19 18 17 16 15 14 13	V <sub>CC</sub>   OE   B1   B2   B3   B4   B5							
A8 [ GND [	9 10		12 11	B7 B8							

## SN74LVTH245A-EP 3.3-V ABT OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS768A-NOVEMBER 2003-REVISED JUNE 2006



#### ORDERING INFORMATION


Τ <sub>Α</sub>	PACKAG	iE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–40°C to 85°C	TSSOP – PW	Tape and reel	SN74LVTH245AIPWREP	LH245AEP		
–55°C to 125°C	SSOP – DB	Tape and reel	SN74LVTH245AMDBREP	LH245AMEP		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

INP	UTS	ODEDATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Х	Isolation				

#### LOGIC DIAGRAM (POSITIVE LOGIC)



**To Seven Other Channels** 

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>	Input voltage range <sup>(2)</sup>			
Vo	Voltage range applied to any output in the high-in	-0.5	7	V	
Vo	Voltage range applied to any output in the high st	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>O</sub>	Current into any output in the low state		128	mA	
I <sub>O</sub>	Current into any output in the high state <sup>(3)</sup>			64	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
0	Deckers thermal impedance $\binom{4}{4}$	DB package		69.5	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	PW package		83	
T <sub>stg</sub>	Storage temperature range <sup>(5)</sup>	·	-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This current flows only when the output is in the high state and  $V_O > V_{CC}$ . The package thermal impedance is calculated in accordance with JESD 51-7. (2)

(3)

(4)

Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of (5) overall device life. See http://www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

### Recommended Operating Conditions<sup>(1)</sup>

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage			2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		V		
V <sub>IL</sub>	Low-level input voltage		0.8	V		
VI	Input voltage		5.5	V		
I <sub>OH</sub>	High-level output current		-32	mA		
I <sub>OL</sub>	Low-level output current				64	mA
Δt/Δv	Input transition rise or fall rate		Outputs enabled		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate			200		μs/V
<b>-</b>	Operating free air temperature		I temp M temp		85	°C
T <sub>A</sub>	Operating free-air temperature				125	

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74LVTH245A-EP **3.3-V ABT OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCBS768A-NOVEMBER 2003-REVISED JUNE 2006

#### TEXAS INSTRUMENTS www.ti.com

#### **Electrical Characteristics**

over recommended operating free-air temperature ranges (I or M) (unless otherwise noted)

	METED	TEST	ONDITIONS		M TEMP			I TEMP		UNIT	
PARAMETER		IESIC	ONDITIONS	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	UNII	
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> - 0.2			$V_{CC} - 0.2$				
.,	$V_{\text{CC}} = 2.7 \text{ V},$		I <sub>OH</sub> = -8 mA	2.4			2.4				
v <sub>он</sub>			I <sub>OH</sub> = -24 mA	2						V	
		$V_{CC} = 3 V$	I <sub>OH</sub> = -32 mA				2				
		<u>)</u>	I <sub>OL</sub> = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5		
			I <sub>OL</sub> = 16 mA			0.4			0.4	.,	
V <sub>OL</sub>		N 2.V	I <sub>OL</sub> = 32 mA			0.5			0.5	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55	1	
	Control	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1			±1		
	inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10					
I	A or B port <sup>(2)</sup>		V <sub>I</sub> = 5.5 V			20			20	μΑ	
		V <sub>CC</sub> = 3.6 V	$V_{I} = V_{CC}$			1			1		
	pont		V <sub>1</sub> = 0			-5			-5		
I <sub>off</sub>		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 V to 4.5 V						±100	μA	
		V 2V	V <sub>I</sub> = 0.8 V	75			75				
	A or B	$V_{CC} = 3 V$	V <sub>1</sub> = 2 V	-75			-75			μA	
I(hold)	port	V <sub>CC</sub> = 3.6 V, <sup>(3)</sup>	$V_{I} = 0 V \text{ to } 3.6 V$					500 –750		μπ	
I <sub>OZPU</sub>	1	$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±100			±100	μA	
I <sub>OZPD</sub>		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±100			±100	μA	
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19		
lcc		$I_{O} = 0,$	Outputs low			5			5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
$\Delta I_{CC}^{(4)}$		$V_{CC}$ = 3 V to 3.6 V, Or Other inputs at V <sub>CC</sub> or	ne input at V <sub>CC</sub> – 0.6 V, GND			0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
Co		$V_0 = 3 V \text{ or } 0$			9			9		pF	

 All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 Unused terminals are at V<sub>CC</sub> or GND.
 This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND. (4)

## **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

				М ТЕ	MP				I TEMP			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.2	5.5		6	1.2	2.3	3.5		4	ns
t <sub>PHL</sub>	AUR	BOLA	1.2	5.5		6	1.2	2.1	3.5		4	115
t <sub>PZH</sub>	OE	A or B	1.3	7.9		9.5	1.3	3.2	5.5		7.1	ns
t <sub>PZL</sub>	OL	AUB	1.7	7		7.9	1.7	3.4	5.5		6.5	115
t <sub>PHZ</sub>	OE	A or B	2.2	7.2		7.8	2.2	3.5	5.9		6.5	20
t <sub>PLZ</sub>	OE	AUB	2.2	7.1		7.2	2.2	3.4	5		5.1	ns


(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

## SN74LVTH245A-EP 3.3-V ABT OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS768A-NOVEMBER 2003-REVISED JUNE 2006



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms



### PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
SN74LVTH245AIPWREP	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245AEP	Samples
SN74LVTH245AMDBREP	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LH245AMEP	Samples
V62/04723-01XE	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245AEP	Samples
V62/04723-02YE	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LH245AMEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH245A-EP :

Catalog: SN74LVTH245A

• Military: SN54LVTH245A

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH245AIPWREP	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVTH245AMDBREP	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH245AIPWREP	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVTH245AMDBREP	SSOP	DB	20	2000	356.0	356.0	35.0

# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated