SLRS025A - DECEMBER 1976 - REVISED NOVEMBER 1995


- Characterized for Use to 300 mA
- No Output Latch-Up at 55 V (After Conducting 300 mA)
- High-Voltage Outputs (100 V Typ)
- Output Clamp Diodes for Transient Suppression (300 mA, 70 V)
- TTL- or MOS-Compatible Diode-Clamped Inputs
- pnp Transistor Inputs Reduce Input Current
- Standard Supply Voltage
- Suitable for Hammer-Driver Applications
- Plastic DIP (P) With Copper-Lead Frame Provides Cooler Operation and Improved Reliability


### description

The SN75476 through SN75478 are dual peripheral drivers designed for use in systems that require high current, high voltage, and fast switching times. The SN75476, SN75477, and SN75478 provide AND, NAND, and OR drivers respectively. These devices have diode-clamped inputs as well as high-current, high-voltage clamp diodes on the outputs for inductive transient protection.

The SN75476, SN75477, and SN75478 drivers are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

### schematics of inputs and outputs





### **Function Tables**

SN75476

(each AND driver)

INPU	TS	OUTPUT
A	S	Y
н	Н	Н
L L	Х	L
Х	L	L

#### SN75477 (each NAND driver)

INPU	ITS	OUTPUT
Α	S	Y
Н	Н	L
L	Х Н	н
Х	L	Н

#### SN75478 (each OR driver)

INPU	ITS	OUTPUT
Α	S	Y
Н	Х	Н
Х	Н	н
L	L	L

H = high level, L = low level X = irrelevant

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SLRS025A - DECEMBER 1976 - REVISED NOVEMBER 1995


### logic symbols<sup>†</sup>

7

2A



CLAMP



logic diagrams (positive logic)

SN75476

<u>3</u> 1Y

<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC publication 617-12.

Positive Logic: Y = A+S or  $\overline{\overline{A} S}$ 



SLRS025A - DECEMBER 1976 - REVISED NOVEMBER 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) Input voltage, V <sub>I</sub> Continuous output current (see Note 2)	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Output clamp current, IOK	400 mA
Continuous total power dissipation	· · ·
Operating free-air temperature range, T <sub>A</sub>	
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .	

NOTES: 1. Voltage values are with respect to network GND.

2. Both halves of this dual circuit may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous power dissipation ratings.

	DISSIPATION RATING TABLE											
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING									
D	725 mW	5.8 mW/°C	464 mW									
Р	1000 mW	8.0 mW/°C	640 mW									

### DISCIDATION DATING TABLE

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Operating free-air temperature, TA	0		70	°C



SLRS025A - DECEMBER 1976 - REVISED NOVEMBER 1995

### electrical characteristics over recommended operating free-air temperature range

	PARAMETER	TEST C	TEST CONDITIONS			MAX	UNIT	
Viк	Input clamp voltage		lı = -12 mA	lj = -12 mA			-1.5	V
			V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 100 mA		0.16	0.3	
VOL	Low-level output voltage		V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 175 mA		0.22	0.5	V
			V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = 300 mA		0.33	0.6	
V <sub>O(BR)</sub>	Output breakdown voltage		$V_{CC} = 4.5 V,$	l <sub>OH</sub> = 100 μA	70	100		V
V <sub>R(K)</sub>	Output clamp reverse voltage		V <sub>CC</sub> = 4.5 V,	I <sub>R</sub> = 100 μA	70	100		V
V <sub>F(K)</sub>	Output clamp forward voltage		V <sub>CC</sub> = 4.5 V,	I <sub>F</sub> = 300 mA	0.8	1.15	1.6	V
ЮН	High-level output current		V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 70 V		1	100	μΑ
Iн	High-level input current		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V		0.01	10	μΑ
1		A input		VI: 0.9.V		-80	-110	A
۱L	Low-level input current	S input	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.8 V$		-160	-220	μA
		SN75476		V <sub>I</sub> = 5 V		10	17	
ІССН	Supply current, outputs high	SN75477	V <sub>CC</sub> = 5.5 V	$V_{I} = 0$		10	17	mA
		SN75478	1	V <sub>I</sub> = 5 V		10	17	
		SN75476		$V_{I} = 0$		54	75	
ICCL	Supply current, outputs low	SN75477	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5 V		54	75	mA
		SN75478	1	$V_{I} = 0$		54	75	


<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output				200	350	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF,	R <sub>L</sub> = 100 Ω,		200	350	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	See Figure 1	_		50	125	ns
<sup>t</sup> THL	Transition time, high-to-low-level output				90	125	ns
VOH	High-level output voltage after switching	V <sub>S</sub> = 55 V, See Figure 2	$I_{O} \approx 300 \text{ mA},$	V <sub>S</sub> -18			mV



SLRS025A - DECEMBER 1976 - REVISED NOVEMBER 1995



#### PARAMETER MEASUREMENT INFORMATION


VOLTAGE WAVEFORMS

NOTES: A. The pulse generator has the following characteristics: PRR = 100 kHz,  $Z_O = 50 \Omega$ . B. C<sub>L</sub> includes probe and jig capacitance.

#### Figure 1. Test Circuit and Voltage Waveforms, Switching Characteristics



SLRS025A - DECEMBER 1976 - REVISED NOVEMBER 1995



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_0$  = 50  $\Omega$ . B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Latch-Up Test Circuit and Voltage Waveforms





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
						.,	(6)	(-)			
SN75477D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75477	Samples
SN75477DE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75477	Samples
SN75477DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75477	Samples
SN75477DRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75477	Samples
SN75477P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75477P	Samples
SN75477PE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75477P	Samples
SN75478P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75478P	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75477DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75477DR	SOIC	D	8	2500	340.5	336.1	25.0

### TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75477D	D	SOIC	8	75	507	8	3940	4.32
SN75477DE4	D	SOIC	8	75	507	8	3940	4.32
SN75477P	Р	PDIP	8	50	506	13.97	11230	4.32
SN75477PE4	Р	PDIP	8	50	506	13.97	11230	4.32
SN75478P	Р	PDIP	8	50	506	13.97	11230	4.32

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated