
**DW PACKAGE** 

(TOP VIEW)

- Three Bidirectional Transceivers
- Driver Meets or Exceeds ANSI Standard EIA/TIA-422-B and RS-485 and ITU Recommendation V.11
- Two Skew Limits Available
- Designed to Operate Up to 20 Million Data Transfers per Second (FAST-20 SCSI)
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Impedances . . . 12 k $\Omega$  Min
- Receiver Input Sensitivity . . . ±300 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operate From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Feature Independent Direction Controls for Each Channel

#### 1D [ 20 1B 1DIR ∏ 19∏1A ис П 18 NC 3 GND [ 4 17 Пис NC 5 16 V<sub>CC</sub> 2D ∏ 6 15 **□** 2B 2DIR ∏ 7 14 🛮 2A NC 🛮 8 13 3B 3D **[**] 9 12 3A 3DIR [] 10 11 ∏ NC

NC - No internal connection



#### description

The SN75ALS170 and SN75ALS170A triple differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and the driver meets ANSI Standards EIA/TIA-422-B and RS-485 and both the driver and receiver meet ITU Recommendation V.11. The SN75ALS170A is designed for FAST-20 SCSI and can transmit or receive data pulses as short as 30 ns with a maximum skew of 5 ns.

The SN75ALS170 and SN75ALS170A operate from a single 5-V power supply. The drivers and receivers have active-high and active-low enables, respectively, which are internally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ . These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS170 and the SN75ALS170A are characterized for operation from 0°C to 70°C.

#### **AVAILABLE OPTIONS**

SKEW LIMIT	PART NUMBER				
10 ns	SN75ALS170DW	SN75ALS170J			
5 ns	SN75ALS170ADW				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright  $\circledcirc$  1995, Texas Instruments Incorporated

#### **Function Tables**

#### **EACH DRIVER**

INPUT	DIR	OUTPUTS			
D	DIK	A B			
Н	Н	Н	L		
L	Н	L	Н		
X	L	Z	Z		


#### **EACH RECEIVER**


DIFFERENTIAL INPUTS A – B	DIR	OUTPUT R
V <sub>ID</sub> ≥ 0.3 V	L	Н
$-0.3 \text{ V} < \text{V}_{\text{ID}} < 0.3 \text{ V}$	L	?
$V_{ID} \le -0.3 V$	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


# logic symbol†

#### ΕN $\triangleright$ $\nabla$ 20 $\nabla$






Pin numbers shown are for the DW package.



logic diagram (positive logic)

# schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Voltage range at any bus terminal	–7 V to 12 V
Enable input voltage, V <sub>I</sub>	5.5 V
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>Stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ Power rating	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW



# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

# recommended operating conditions

			MIN	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.75	5	5.25	V
Valta and a standard to a serial (consertable or conservation and a) Vi. or Vi					12	V
voltage at any bus terminal (separately or common mode), VI or VIC					-7	V
High-level input voltage, VIH	D, DIR		2			V
Low-level input voltage, V <sub>IL</sub>	D, DIR				0.8	V
Differential input voltage, VID (see Note 2)					±12	V
High lovel output output	Driver				-60	mA
Voltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub> High-level input voltage, V <sub>IH</sub> Low-level input voltage, V <sub>IL</sub> Differential input voltage, V <sub>ID</sub> (see Note 2)  High-level output current, I <sub>OH</sub> Driver  Receiver  Low-level output current, I <sub>OL</sub> Driver  Receiver			-400	μΑ		
Low level output ourrent Lev	Driver				60	mΛ
Low-level output current, IOL	Receiver				8	mA
Operating free-air temperature, TA			0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



#### **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONI	TEST CONDITIONS†			MAX	UNIT
VIK	Input clamp voltage	I <sub>I</sub> = -19 mA				-1.5	V
VO	Output voltage	IO = 0		0		6	V
VOH	High-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -55 mA	2.7			V
VOL	Low-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 55 mA			1.7	V
I VoD1 I	Differential output voltage	IO = 0		1.5		6	V
l V <sub>OD2</sub> l	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1	1/2 V <sub>OD1</sub> or 2§			V
		$R_L = 54 \Omega$ ,	See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage¶					±0.2	V
Voc	Common-mode output voltage	$R_L$ = 540 $\Omega$ or 100 $\Omega$ ,	$R_L$ = 540 $\Omega$ or 100 $\Omega$ , See Figure 1			3 –1	٧
Δ Voc	Change in magnitude of common-mode output voltage¶					±0.2	V
	Outrot outrot	Output disabled,	V <sub>O</sub> = 12 V			1	Λ
10	Output current	See Note 3	V <sub>O</sub> = -7 V			-0.8	mA
lН	High-level input current	V <sub>I</sub> = 2.4 V	_			20	μΑ
IIL	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μА
		V <sub>O</sub> = -6 V	V <sub>O</sub> = -6 V			-250	
	Chart singuit autout aumant	V <sub>O</sub> = 0				-150	mA
los	Short-circuit output current	VO = VCC			250	mA	
		V <sub>O</sub> = 8 V			250		
loo	Supply current	No load	Outputs enabled		69	90	mA
ICC	Зирріу сипепі	INO IOAU	Outputs disabled		57	78	IIIA

<sup>†</sup> The power-off measurement in ANSI Standard EIA/TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs. ‡ All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C. § The minimum  $V_{OD2}$  with a 100- $\Omega$  load is either 1/2  $V_{OD1}$  or 2 V, whichever is greater.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The EIA/TIA-422-B limit does not apply for a combined driver and receiver terminal.



<sup>¶</sup>  $\Delta$  |  $V_{OD}$  | and  $\Delta$  |  $V_{OC}$  | are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$  respectively, that occur when the input is changed from a high level to a low level.

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
		ALS170	$R_L = 54 \Omega$ ,	C <sub>L</sub> = 50 pF,	3	8	13	
		ALS170A	T <sub>A</sub> =25°C,	See Figure 3	5.5	8	10.5	
<sup>t</sup> d(OD)	Differential output delay time	ALS170	$R_{L1} = R_{L3} = 165 \Omega,$ $C_{I} = 60 pF,$	$R_{L2} = 75 \Omega,$ $T_A = 25^{\circ}C,$	3	8	13	ns
		ALS170A	See Figure 4	тд =25 О,	5.5	8	10.5	
	Polya danit		$R_L$ = 54 Ω, See Figure 3	$C_L = 50 \text{ pF},$		1	5	ns
tsk(p)	Pulse skew <sup>‡</sup>		$R_{L1} = R_{L3} = 165 \Omega,$ $C_{L} = 60 pF,$	$R_{L2}$ = 75 Ω, See Figure 4		1	5	ns
		ALS170	$R_L = 54 \Omega$ ,	C <sub>L</sub> = 50 pF,			10	
	Skew limit§	ALS170A	See Figure 3				5	ns
tsk(lim)	Skew IIIIIts	ALS170	$R_{L1} = R_{L3} = 165 \Omega$ ,	$R_{L2} = 75 \Omega$ ,			10	115
		ALS170A	$C_L = 60 \text{ pF},$	See Figure 4			5	
t.(05)	Differential-output transition time		$R_L = 54 \Omega$ , See Figure 3	$C_L = 50 \text{ pF},$	3	8	13	ne
<sup>t</sup> t(OD)	Differential-output transition time	$R_{L1} = R_{L3} = 165 \Omega$ , $C_{L} = 60 pF$ ,	$R_{L2}$ = 75 Ω, See Figure 4	3	8	13	ns	

#### **SYMBOL EQUIVALENTS**

DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485
Vo	$V_{oa}, V_{ob}$	$V_{oa}, V_{ob}$
∣VoD1 ∣	Vo	Vo
VOD2	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
∣V <sub>OD3</sub> ∣		V <sub>t</sub> (Test Termination Measurement 2)
V <sub>test</sub>		$V_{tst}$
Δ   V <sub>OD</sub>	$   \vee_t   -   \overline{\vee}_t   $	$   \vee_t   -   \overline{\vee}_t   $
Voc	V <sub>os</sub>	V <sub>os</sub>
Δ Voc	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I <sub>sa</sub>  ,   I <sub>sb</sub>	
IO	I <sub>xa</sub>  ,    I <sub>xb</sub>	I <sub>ia</sub> , I <sub>ib</sub>

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.
‡ Pulse skew is defined as the |t<sub>d</sub>(ODH)-t<sub>d</sub>(ODL)| of each channel.
§ Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one  $V_{CC}$  and operating temperature within the recommended operating conditions.

#### RECEIVER SECTION

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_0 = 2.7 V$ ,	$I_{O} = -0.4 \text{ mA}$			0.3	V	
VIT-	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V,	I <sub>O</sub> = 8 mA	-0.3‡			V	
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )				60		mV	
VIK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V	
Vон	High-level output voltage	V <sub>ID</sub> = 300 mV, See Figure 5	$I_{OH} = -400 \mu A,$	2.7			V	
VOL	Low-level output voltage	$V_{ID} = -300 \text{ mV},$ See Figure 5	I <sub>OL</sub> = 8 mA,			0.45	V	
lo-	High-impedance-state output current	V <sub>O</sub> = 2.4 V				20	μА	
loz	nigh-impedance-state output current	V <sub>O</sub> = 0.4 V				-400	μΑ	
1.	Line input current	Other input = 0,	V <sub>I</sub> = 12 V			1	mA	
li	Line input current	See Note 4 $V_I = -7 \text{ V}$				-0.8	IIIA	
۱н	High-level enable-input current	V <sub>IH</sub> = 2.7 V				20	μΑ	
I <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				-100	μΑ	
rį	Input resistance			12			kΩ	
los	Short-circuit output current	$V_{ID} = 300 \text{ mV},$	V <sub>O</sub> = 0	-15		-85	mA	
loo	Supply current	No load	Outputs enabled		69	90	mA	
ICC	Supply current	INO IOAU	Outputs disabled		57	78		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

NOTE 4: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT		
t=	Propagation delay time, low-to-high-level	ALS170		9		19	ns	
<sup>t</sup> PLH	output	ALS170A	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ $C_L = 15 \text{ pF}, \qquad T_A = 25^{\circ}\text{C},$	11.5		16.5	115	
	Propagation delay time, high-to-low-level	ALS170	See Figure 6	9		19	20	
tPHL or	output	ALS170A		11.5		16.5	ns	
	Pulse skew§	ALS170			2	6		
<sup>t</sup> sk(p)	Pulse skews	ALS170A	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$			5	ns	
t \	Skew limit¶	ALS170	C <sub>L</sub> = 15 pF, See Figure 6			10	no	
tsk(lim)	Skew IIIIIti	ALS170A				5	ns	

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup> Pulse skew is defined as the |tpLH-tpHL| of each channel.

<sup>¶</sup> Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V<sub>CC</sub> and operating temperature within the recommended operating conditions.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V<sub>OD</sub> and V<sub>OC</sub>





Figure 2. Driver V<sub>OD3</sub>





NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION





- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 
  - B. C<sub>I</sub> includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms With Double-Differential-SCSI Termination for the Load





Figure 5. Receiver VOH and VOL

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 

B. CL includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms

#### **TYPICAL CHARACTERISTICS**



#### TYPICAL CHARACTERISTICS





Figure 9

**RECEIVER** 



RECEIVER
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT




Figure 10

# RECEIVER LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





Figure 12

#### TYPICAL CHARACTERISTICS



RECEIVER **OUTPUT VOLTAGE ENABLE VOLTAGE** 





Figure 15

# **APPLICATION INFORMATION**



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 16. Typical Application Circuit




Figure 17. Typical Differential SCSI Application Circuit

#### **APPLICATION INFORMATION**




Figure 18. Typical Differential SCSI Bus Interface Implementation





# PACKAGE OPTION ADDENDUM



10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN75ALS170ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A	Samples
SN75ALS170ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A	Samples
SN75ALS170DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS170ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75ALS170DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS170ADWR	SOIC	DW	20	2000	350.0	350.0	43.0
SN75ALS170DWR	SOIC	DW	20	2000	350.0	350.0	43.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS170ADW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS170DW	DW	SOIC	20	25	506.98	12.7	4826	6.6



SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated