www.ti.com

SN65C3223E, SN75C3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVERS/RECEIVERS WITH ± 15 -kV ESD PROTECTION

SLLS727A-MAY 2006-REVISED JULY 2006

FEATURES


- ESD Protection for RS-232 Bus Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8-kV IEC 61000-4-2, Contact Discharge
 - ±15-kV IEC 61000-4-2, Air-Gap Discharge
- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operate With 3-V to 5.5-V V_{CC} Supply
- Operate up to 1000 kbit/s
- Two Drivers and Two Receivers
- Low Standby Current . . . 1 μA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply


APPLICATIONS


- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

DESCRIPTION/ORDERING INFORMATION

The SN65C3223E and SN75C3223E consist of two line drivers, two line receivers, and a dual charge-pump circuit with ± 15 -kV ESD protection pin to pin (serial-port connection pins, including GND). These devices meet the requirements of TIA/EIA-232-F and provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at typical data signaling rates up to 1000 kbit/s.








NC - No internal connection

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and $\overline{FORCEOFF}$ is high. During this mode of operation, if the devices do not sense a valid RS-232 signal, the driver outputs are disabled. If $\overline{FORCEOFF}$ is set low and EN is high, both drivers and receivers are shut off, and the supply current is reduced to 1 mA. Disconnecting the serial port or turning off the peripheral drivers causes auto-powerdown to occur. Auto-powerdown can be disabled when FORCEON and $\overline{FORCEOFF}$ are high. With auto-powerdown enabled, the devices are activated automatically when a valid signal is applied to any receiver input. The $\overline{INVALID}$ output is used to notify the user if an RS-232 signal is present at any receiver input. $\overline{INVALID}$ is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 µs. $\overline{INVALID}$ is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 4 for receiver input levels.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65C3223E, SN75C3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVERS/RECEIVERS WITH $\pm 15\text{-kV}$ ESD PROTECTION





ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC – DW	Tube of 25	SN75C3223EDW	75C3223E
	SOIC - DVV	Reel of 2000	SN75C3223EDWR	75C3ZZ3E
0°C to 70°C	SSOP – DB	Tube of 70	SN75C3223EDB	MY223E
0.0 10 70.0	220h – DB	Reel of 2000	SN75C3223EDBR	WIY 223E
	TSSOP – PW	Tube of 70	SN75C3223EPW	MY223E
	1330F - FW	Reel of 2000	SN75C3223EPWR	WITZZSE
	SOIC – DW	Tube of 25	SN65C3223EDW	65C3223E
	SOIC - DVV	Reel of 2000	SN65C3223EDWR	00C3ZZ3E
-40°C to 85°C	SSOP – DB	Tube of 70	SN65C3223EDB	MU223E
-40 C to 65 C	330F - DB	Reel of 2000	SN65C3223EDBR	WU223E
	TSSOP – PW	Tube of 70	SN65C3223EPW	MU223E
	1330F - FW	Reel of 2000	SN65C3223EPWR	WIUZZJL

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLES

Each Driver(1)

		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
X	Х	L	X	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
Н	L	Н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
Н	L	Н	No	Z	auto-powerdown feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance


Each Receiver(1)

	INPU	гs	OUTDUT
RIN	EN	VALID RIN RS-232 LEVEL	DOUT
L	L	X	Н
Н	L	X	L
X	Н	X	Z
Open	L	No	Н

H = high level, L = low level, X = irrelevant,
 Z = high impedance (off),
 Open = input disconnected or connected driver off

SLLS727A-MAY 2006-REVISED JULY 2006

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers are for the DB, DW, and PW packages.

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.3	6	V
V+	Positive-output supply voltage range (2)		-0.3	7	V
V-	Negative-output supply voltage range ⁽²⁾		0.3	-7	V
V+ - V-	Supply voltage difference ⁽²⁾			13	V
V	land to talk and the second	Driver (FORCEOFF, FORCEON, EN)	-0.3	6	V
VI	Input voltage range	Receiver	-25	25	V
	Outrot valle as verse	Driver	-13.2	13.2	V
Vo	Output voltage range	Receiver (INVALID)	-0.3	V _{CC} + 0.3	V
		DB package		70	
	Danks are the second investigation (3)(4)	DW package		58	0000
θ_{JA}	Package thermal impedance (3)(4)	PW package		83	°C/W
		RHL package		TBD	
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 All voltages are with respect to network GND.

⁽³⁾ Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN65C3223E, SN75C3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVERS/RECEIVERS WITH ±15-kV ESD PROTECTION

SLLS727A-MAY 2006-REVISED JULY 2006



Recommended Operating Conditions⁽¹⁾

See Figure 6

				MIN	NOM	MAX	UNIT
	Cumply voltage		V _{CC} = 3.3 V	3	3.3	3.6	V
	Supply voltage		V _{CC} = 5 V	4.5	5	5.5	V
V	Driver and control	DIN, EN, FORCEOFF, FORCEON	V _{CC} = 3.3 V	2			V
V _{IH}	high-level input voltage	DIN, EN, FORCEOFF, FORCEON	$V_{CC} = 5 V$	2.4			V
V_{IL}	Driver and control low-level input voltage	DIN, EN, FORCEOFF, FORCEON				0.8	V
V	Driver and control input voltage	DIN, EN, FORCEOFF, FORCEON		0		5.5	V
VI	Receiver input voltage			-25		25	V
т	Operating free air temperature		SN75C3223E	0		70	°C
IA	Operating free-air temperature		SN65C3223E	-40		85	C

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PAF	RAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I ₁	Input leakage current	EN, FORCEOFF, FORCEON			±0.01	±1	μΑ
		Auto-powerdown disabled	V_{CC} = 3.3 V or 5 V, T_A = 25°C, No load, FORCEOFF and FORCEON at V_{CC}		0.3	1	mA
I_{CC}	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
		Auto-powerdown enabled	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μΑ

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.



SN65C3223E, SN75C3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVERS/RECEIVERS WITH ±15-kV ESD PROTECTION

SLLS727A-MAY 2006-REVISED JULY 2006

DRIVER SECTION

Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{OH}	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND	5	5.4		V
V_{OL}	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND	-5	-5.4		V
I _{IH}	High-level input current	$V_I = V_{CC}$		±0.01	±1	μΑ
I_{IL}	Low-level input current	V _I at GND		±0.01	±1	μΑ
	Short-circuit output current (3)	$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ V}$		±35	±60	mA
I _{OS}	Short-circuit output current	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$		±აა	±00	IIIA
r _o	Output resistance	V_{CC} , V+, and V- = 0 V, V_{O} = ± 2 V	300	10M		Ω
	Output leakage current	$\overline{\text{FORCEOFF}} = \text{GND}, V_{\text{CC}} = 3 \text{ V to } 3.6 \text{ V}, V_{\text{O}} = \pm 12 \text{ V}$			±25	^
I _{OZ}	Output leakage culterit	$\overline{\text{FORCEOFF}}$ = GND, V_{CC} = 4.5 V to 5.5 V, V_{O} = ±12 V			±25	μΑ

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

P	ARAMETER		TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
	Maximum	_	C _L = 1000 pF		250			
	data rate	$R_L = 3 k\Omega$, One DOUT switching	C _L = 250 pF,	V _{CC} = 3 V to 4.5 V	1000			kbit/s
	(see Figure 1)	one boot ownerming	C _L = 1000 pF,	V _{CC} = 4.5 V to 5.5 V	1000			
t _{sk(p)}	Pulse skew ⁽³⁾	$C_L = 150 \text{ pF to } 2500 \text{ pF},$	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	See Figure 2		300		ns
	Slew rate.	$R_L = 7 k\Omega$,	C _L = 150 pF to 1000 pF		8		90	
SR(tr)	transition region	D 2kO	C _L = 1000 pF		12		60	V/μs
	(see Figure 1)	$R_L = 3 k\Omega$	C _L = 150 pF to 250 pF		24		150	

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

 ⁽²⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
 (3) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

 ⁽²⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
 (3) Pulse skew is defined as |t_{PLH} - t_{PHL}| of each channel of the same device.

SN65C3223E, SN75C3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVERS/RECEIVERS WITH ±15-kV ESD PROTECTION

SLLS727A-MAY 2006-REVISED JULY 2006



RECEIVER SECTION

Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
V_{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
\/	Positive-going input threshold voltage	V _{CC} = 3.3 V		1.6	2.4	V
V _{IT+}	Positive-going input tilleshold voltage	V _{CC} = 5 V		1.9	2.4	v
V	Negative-going input threshold voltage	V _{CC} = 3.3 V	0.6	1.1		V
V _{IT}	Negative-going input the shou voltage	V _{CC} = 5 V	0.6	1.4		V
V_{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.5		V
I_{OZ}	Output leakage current	$\overline{\text{EN}} = V_{\text{CC}}$		±0.05		μΑ
r _i	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5		kΩ

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 3	150	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 3	150	ns
t _{en}	Output enable time	C_L = 150 pF, R_L = 3 k Ω , See Figure 4	200	ns
t _{dis}	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	200	ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 3	50	ns

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.



SN65C3223E, SN75C3223E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVERS/RECEIVERS WITH ± 15 -kV ESD PROTECTION

SLLS727A-MAY 2006-REVISED JULY 2006

AUTO-POWERDOWN SECTION

Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST (CONDITIONS	MIN	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}		2.7	V
V _{T(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}	-2.7		V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	I _{OH} = 1 mA, FORCEOFF = V _{CC}	FORCEON = GND,	V _{CC} - 0.6		V
V _{OL}	INVALID low-level output voltage	I _{OL} = 1.6 mA, FORCEOFF = V _{CC}	FORCEON = GND,		0.4	V

Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TYP ⁽¹⁾	UNIT
t _{valid}	Propagation delay time, low- to high-level output	1	μs
t _{invalid}	Propagation delay time, high- to low-level output	30	μs
t _{en}	Supply enable time	100	μs

⁽¹⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.




PARAMETER MEASUREMENT INFORMATION




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 1. Driver Slew Rate



- A. C_I includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 3. Receiver Propagation Delay Times

SLLS727A-MAY 2006-REVISED JULY 2006

PARAMETER MEASUREMENT INFORMATION (continued)





- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 4. Receiver Enable and Disable Times



PARAMETER MEASUREMENT INFORMATION (continued)








 $^{^{\}dagger}$ Auto-powerdown disables drivers and reduces supply current to 1 μA

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 5. INVALID Propagation Delay Times and Supply Enabling Time

SLLS727A-MAY 2006-REVISED JULY 2006

APPLICATION INFORMATION



 † C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V _{CC}	C1	C2, C3, and C4				
3.3 V \pm 0.3 V	0.1 μ F	0.1 μ F				
5 V ± 0.5 V	0.047 μ F	0.33 μ F				
3 V to 5.5 V	0.1 μF	0.47 μ F				

Figure 6. Typical Operating Circuit and Capacitor Values

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65C3223EDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU223E	Samples
SN65C3223EDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3223E	Samples
SN65C3223EDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3223E	Samples
SN65C3223EPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU223E	Samples
SN65C3223EPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU223E	Samples
SN75C3223EDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MY223E	Samples
SN75C3223EDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MY223E	Samples
SN75C3223EDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3223E	Samples
SN75C3223EPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MY223E	Samples
SN75C3223EPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MY223E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C3223EDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN65C3223EDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN65C3223EPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN75C3223EDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN75C3223EDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75C3223EPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C3223EDBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN65C3223EDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN65C3223EPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN75C3223EDBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN75C3223EDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75C3223EPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65C3223EDW	DW	SOIC	20	25	507	12.83	5080	6.6
SN65C3223EPW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN75C3223EDB	DB	SSOP	20	70	530	10.5	4000	4.1
SN75C3223EPW	PW	TSSOP	20	70	530	10.2	3600	3.5





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated