



# 10-BIT, 4 ANALOG INPUT, 6-MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- Simultaneous Sampling of 4 Single-Ended Signals or 2 Differential Signals or Combination of Both
- Signal-to-Noise and Distortion Ratio: 59 dB at f<sub>l</sub> = 2 MHz
- Differential Nonlinearity Error: ±1 LSB
- Integral Nonlinearity Error: ±1 LSB
- Auto-Scan Mode for 2, 3, or 4 Inputs
- 3-V or 5-V Digital Interface Compatible
- Low Power: 216 mW Max at 5 V
- Power Down: 1 mW Max
- 5-V Analog Single Supply Operation
- Internal Voltage References . . . 50 PPM/°C and ±5% Accuracy
- Glueless DSP Interface
- Parallel μC/DSP Interface

### **APPLICATIONS**

- Radar Applications
- Communications
- Control Applications
- High-Speed DSP Front-End
- Automotive Applications

### DESCRIPTION

The THS1007 is a CMOS, low-power, 10-bit, 6 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers are used to program the ADC into the desired mode. The THS1007 consists of four analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application.

The THS1007C is characterized for operation from 0°C to 70°C, and the THS1007I is characterized for operation from -40°C to 85°C.

DA (TSSOP) PACKAGE (TOP VIEW)						
D0 D1 D2 D3 D4 D5 BVDD BGND D6 D7 D8 D9 RA0 RA1 CONV_CLK SYNC	$\begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 16 \end{bmatrix}$	32   AINP 31   AINM 30   BINP 29   BINM 28   REFIN 27   REFOU 26   REFP 25   REFM 24   AGND 23   AV <sub>DD</sub> 23   AV <sub>DD</sub> 24   CS1 20   WR (R/ 19   RD 18   DV <sub>DD</sub> 17   DGND				

#### **ORDERING INFORMATION**

	PACKAGED DEVICE
T <sub>A</sub>	TSSOP
	(DA)
0°C to 70°C	THS1007CDA
–40°C to 85°C	THS1007IDA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# THS1007



SLAS286B - AUGUST 2000- REVISED DECEMBER 2010



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

				UNITS
DGI	ND to DV <sub>DD</sub>	ND to DV <sub>DD</sub>		–0.3 V to 6.5 V
Supply voltage range BGN	ND to BV <sub>DD</sub>			–0.3 V to 6.5 V
AGN	ND to AV <sub>DD</sub>			–0.3 V to 6.5 V
Analog input voltage range			AGND –0.3 V to AV <sub>DD</sub> + 1.5 V	
Reference input voltage			$-0.3 \text{ V} + \text{ AGND to AV}_{\text{DD}} + 0.3 \text{ V}$	
Digital input voltage range			–0.3 V to $BV_{DD}/DV_{DD}$ + 0.3 V	
Operating virtual junction tempe	erature rang	e, TJ		–40°C to 150°C
	<b>.</b>	THS1007C		0°C to 70°C
Operating free-air temperature range, $T_A$		THS1007I		-40°C to 85°C
Storage temperature range, T <sub>stg</sub>			–65°C to 150°C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds				260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

POWER SUPPLY		MIN	NOM	MAX	UNIT
	AV <sub>DD</sub>	4.75	5	5.25	
Supply voltage	DV <sub>DD</sub>	4.75	5	5.25	V
	BV <sub>DD</sub>	3		5.25	

ANALOG AND REFERENCE INPUTS	MIN	NOM	MAX	UNIT
Analog input voltage in single-ended configuration	V <sub>REFM</sub>		V <sub>REFP</sub>	V
Common-mode input voltage $V_{CM}$ in differential configuration	1	2.5	4	V
External reference voltage, V <sub>REFP</sub> (optional)		3.5	$AV_{DD}-1.2$	V
External reference voltage, V <sub>REFM</sub> (optional)	1.4	1.5		V
Input voltage difference, REFP – REFM		2		V

DIGITAL INPUTS		MIN	NOM	MAX	UNIT
	BV <sub>DD</sub> = 3.3 V	2			V
High-level input voltage, V <sub>IH</sub>	BV <sub>DD</sub> = 5.25 V	2.6			V
	BV <sub>DD</sub> = 3.3 V			0.6	V
Low-level input voltage, V <sub>IL</sub>	BV <sub>DD</sub> = 5.25 V			0.6	V
Input CONV_CLK frequency	$DV_{DD} = 4.75 V \text{ to } 5.25 V$	0.1		6	MHz
CONV_CLK pulse duration, clock high, $t_{w(CONV\_CLKH)}$	DV <sub>DD</sub> = 4.75 V to 5.25 V	80	83	5000	ns
CONV_CLK pulse duration, clock low, $t_{w(CONV\_CLKL)}$	$DV_{DD} = 4.75 V \text{ to } 5.25 V$	80	83	5000	ns
	THS1007CDA	0		70	
Operating free-air temperature, T <sub>A</sub>	THS1007IDA	-40		85	°C

### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions,  $AV_{DD} = DV_{DD} = 5 V$ ,  $BV_{DD} = 3.3 V$ ,  $V_{REF} =$  internal (unless otherwise noted)

#### DIGITAL SPECIFICATIONS

DIGITA	AL SPECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital	inputs					
I <sub>IH</sub>	High-level input current	DV <sub>DD</sub> = digital inputs	-50		50	μA
IIL	Low-level input current	Digital input = 0 V	-50		50	μA
Ci	Input capacitance			5		pF
Digital	outputs					
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -50 \ \mu\text{A}, \qquad \text{BV}_{DD} = 3.3 \ \text{V}, \ 5 \ \text{V}$	BV <sub>DD</sub> -0.5			V
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 50 \ \mu\text{A}, \qquad \text{BV}_{DD} = 3.3 \ \text{V}, \ 5 \ \text{V}$			0.4	V
I <sub>OZ</sub>	High-impedance-state output current	$CS1 = DGND, CS0 = DV_{DD}$	-10		10	μA
Co	Output capacitance			5		pF
CL	Load capacitance at databus D0 – D9				30	pF

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions,  $AV_{DD} = DV_{DD} = 5 V$ ,  $BV_{DD} = 3.3 V$ ,  $f_s = 6 MSPS$ ,  $V_{REF} =$  internal (unless otherwise noted)

DC SP	ECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		10			Bits
Accura	acy					
	Integral nonlinearity, INL				±1	LSB
	Differential nonlinearity, DNL				±1	LSB
	Offset error	After calibration in single-ended mode		±5		LSB
	Offset error	After calibration in differential mode	-10		10	LSB
	Gain error		-10		10	LSB
Analog	g input		•			
	Input capacitance			15		pF
	Input leakage current	$V_{AIN} = V_{REFM}$ to $V_{REFP}$			±10	μA
Interna	al voltage reference		•			
	Accuracy, V <sub>REFP</sub>		3.3	3.5	3.7	V
	Accuracy, V <sub>REFM</sub>		1.4	1.5	1.6	V
	Temperature coefficient			50		PPM/° C
	Reference noise			100		μV
	Accuracy, REFOUT		2.475	2.5	2.525	V
Power	supply		•			
I <sub>DDA</sub>	Analog supply current	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		36	40	mA
I <sub>DDD</sub>	Digital supply current	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		0.5	3	mA
I <sub>DDB</sub>	Buffer supply current	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		1.5	4	mA
	Power dissipation	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		186	216	mW
	Power dissipation in power down with conversion clock inactive	AV <sub>DD</sub> = DV <sub>DD</sub> = 5 V, BV <sub>DD</sub> = 3.3 V			0.25	mW

SLAS286B - AUGUST 2000- REVISED DECEMBER 2010



### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions,  $V_{REF}$  = internal,  $f_s$  = 6 MSPS,  $f_l$  = 2 MHz at -1 dBFS (unless otherwise noted)

AC SPECIFICATIONS, AV <sub>DD</sub> = DV <sub>DD</sub> = 5 V	$V, BV_{DD} = 3.3 V, C_1 < 30 pF$
--	-----------------------------------

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Qianal ta paisa satia u distantian	Differential mode	56	59		dB
SINAD	Signal-to-noise ratio + distortion	Single-ended mode	55	58		dB
		Differential mode	59	61		dB
SNR	Signal-to-noise ratio	Single-ended mode	58	60		dB
TUD	Table because in distantian	Differential mode		-64	-61	dB
THD	Total harmonic distortion	Single-ended mode		-63	-60	dB
ENOB	Effective number of bits	Differential mode	9	9.5		Bits
(SNR)	Ellective number of bits	Single-ended mode	8.85	9.35		Bits
		Differential mode	61	65		dB
SFDR	Spurious free dynamic range	Single-ended mode	60	64		dB
Analog	Input	·				
	Full-power bandwidth with a source impedance of 150 $\Omega$ in differential configuration.	Full scale sinewave, -3 dB		96		MHz
	Full-power bandwidth with a source impedance of 150 $\Omega$ in single-ended configuration.	Full scale sinewave, -3 dB	54		MHz	
	Small-signal bandwidth with a source impedance of 150 $\Omega$ in differential configuration.	100 mVpp sinewave, -3 dB	96		MHz	
	Small-signal bandwidth with a source impedance of 150 $\Omega$ in single-ended configuration.	100 mVpp sinewave, -3 dB		54		MHz

### TIMING REQUIREMENTS

 $AV_{DD}$  =  $DV_{DD}$  = 5 V,  $BV_{DD}$  = 3.3 V,  $V_{REF}$  = internal,  $C_L$  < 30 pF


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pipe</sub>	Latency			5		CONV CLK
t <sub>su</sub> (CONV_CLKL-READL)	Setup time, CONV_CLK low before CS valid		10			ns
t <sub>su</sub> (READH-CONV_CLKL)	Setup time, CS invalid to CONV_CLK low		20			ns
td(CONV_CLKL-SYNCL)	Delay time, CONV_CLK low to SYNC low				10	ns
t <sub>d</sub> (CONV CLKL-SYNCH)	Delay time, CONV_CLK low to SYNC high				10	ns

### **Terminal Functions**


TERMIN	AL		DEGODISTION
NAME	NO.	I/O	DESCRIPTION
AINP	32	I	Analog input, single-ended or positive input of differential channel A
AINM	31	I	Analog input, single-ended or negative input of differential channel A
BINP	30	I	Analog input, single-ended or positive input of differential channel B
BINM	29	I	Analog input, single-ended or negative input of differential channel B
AV <sub>DD</sub>	23	I	Analog supply voltage
AGND	24	I	Analog ground
BV <sub>DD</sub>	7	I	Digital supply voltage for buffer
BGND	8	I	Digital ground for buffer
CONV_CLK	15	I	Digital input. This input is the conversion clock input.
CS0	22	I	Chip select input (active low)
CS1	21	I	Chip select input (active high)
SYNC	16	0	Synchronization output. This signal indicates in a multichannel operation that data of channel A is brought to the digital output and can therefore be used for synchronization.
DGND	17	I	Digital ground. Ground reference for digital circuitry.
DV <sub>DD</sub>	18	I	Digital supply voltage
D0 – D9	1–6, 9–12	I/O/Z	Digital input, output; D0 = LSB
RA0	13	I	Digital input. RA0 is used as an address line for the control register. This is required for writing to the control register 0 and control register 1. See Table 7.
RA1	14	I	Digital input. RA1 is used as an address line for the control register. This is required for writing to control register 0 and control register 1. See Table 7.
REFIN	28	I	Common-mode reference input for the analog input channels. It is recommended that this pin be connected to the reference output REFOUT.
REFP	26	I	Reference input, requires a bypass capacitor of 10 $\mu$ F to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 8.
REFM	25	I	Reference input, requires a bypass capacitor of 10 $\mu$ F to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 8.
REFOUT	27	0	Analog fixed reference output voltage of 2.5 V. Sink and source capability of 250 $\mu$ A. The reference output requires a capacitor of 10 $\mu$ F to AGND for filtering and stability.
RD <sup>(1)</sup>	19	I	The $\overline{\text{RD}}$ input is used only if the $\overline{\text{WR}}$ input is configured as a write only input. In this case, it is a digital input, active low as a data read select from the processor. See timing section.
WR (R/W) <sup>(1)</sup>	20	I	This input is programmable. It functions as a read-write input R/W and can also be configured as a write-only input WR, which is active low and used as data write select from the processor. In this case, the RD input is used as a read input from the processor. See timing section.

(1) The start-conditions of  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  (R/W) are unknown. The first access to the ADC has to be a write access to initialize the ADC.


### FUNCTIONAL BLOCK DIAGRAM



































Figure 25







### **DETAILED DESCRIPTION**

#### **Reference Voltage**

The THS1007 has a built-in reference, which provides the reference voltages for the ADC. VREFP is set to 3.5 V and VREFM is set to 1.5 V. An external reference can also be used through two reference input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively.

#### **Analog Inputs**

The THS1007 consists of 4 analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured as single-ended or differential inputs. The desired analog input channel can be programmed.

#### Converter

The THS1007 uses a 10-bit pipelined multistaged architecture, which achieves a high sample rate with low power consumption. The THS1007 distributes the conversion over several smaller ADC sub-blocks, refining the conversion with progressively higher accuracy as the device passes the results from stage to stage. This distributed conversion requires a small fraction of the number of comparators used in a traditional flash ADC. A sample-and-hold amplifier (SHA) within each of the stages permits the first stage to operate on a new input sample while the second through the eighth stages operate on the seven preceding samples.

#### **Conversion Clock**

An external clock signal with a duty cycle of 50% has to be applied to the clock input (CONV\_CLK). A new conversion is started with every falling edge of the applied clock signal. The conversion values are available at the output with a latency of 5 clock cycles.

#### SYNC

In multichannel mode, the first SYNC signal is delayed by [7+ (# Channels Sampled)] cycles of the CONV\_CLK after a SYNC reset. This is due to the latency of the pipeline architecture of the THS1007.

#### **Sampling Rate**

The maximum possible conversion rate per channel is dependent on the selected analog input channels. Table 1 shows the maximum conversion rate for different combinations.

CHANNEL CONFIGURATION	NUMBER OF CHANNELS	MAXIMUM CONVERSION RATE PER CHANNEL
1 single-ended channel	1	6 MSPS
2 single-ended channels	2	3 MSPS
3 single-ended channels	3	2 MSPS
4 single-ended channels	4	1.5 MSPS
1 differential channel	1	6 MSPS
2 differential channels	2	3 MSPS
1 single-ended and 1 differential channel	2	3 MSPS
2 single-ended and 1 differential channels	3	2 MSPS

Table 1. Maximum Conversion Rate in Continuous Conversion Mode

The maximum conversion rate per channel, fc, is given by:

$$fc = \frac{6 \text{ MSPS}}{\# \text{ channels}}$$




#### Conversion

During conversion, the ADC operates with a free running external clock applied to the input CONV\_CLK. With every falling edge of the CONV\_CLK signal a new converted value is available to the data bus with the corresponding read signal. The THS1007 allows up to four analog inputs to be selected. The inputs can be configured as two differential channels, four single-ended channels or a combination of differential and signle-ended.

To provide the system with channel information, the THS1007 utilizes an active low SYNC signal. When operated in a multichannel configuration, the SYNC signal is active low when data from channel 1 is available to the databus. When operated in signle-channel mode (single-ended or differential operation) the SYNC signal is disabled.

Figure 28 shows the timing of the conversion, when one analog input channel is selected. The maximum throughput rate is 6 MSPS in this mode. The signal SYNC is disabled for the selection of one analog input since this information is not necessary. There is a certain timing relationship required for the read signal with respect to the conversion clock. This can be seen in Figure 28 and the timing specifications. A more detailed description of the timing is given in the timing section and signal description of the THS1007.




<sup>†</sup>READ is the logical combination from  $\overline{\text{CS0}}$ , CS1 and  $\overline{\text{RD}}$ 

#### Figure 28. Conversion Timing in 1-Channel Operation

Figure 29 shows the conversion timing when two analog input channels are selected. The maximum throughput rate per channel is 3 MSPS in this mode. The data flow in the bottom of the figure shows the order the converted data is available to the data bus. The SYNC pulse is active low when the data of channel one is available to the data of channel one is followed by the data of channel two before the SYNC signal is active low again.




THS1007 SLAS286B – AUGUST 2000– REVISED DECEMBER 2010



<sup>†</sup>READ is the logical combination from  $\overline{\text{CS0}}$ , CS1 and  $\overline{\text{RD}}$ 

#### Figure 29. Conversion Timing in 2-Channel Operation

Figure 30 shows the conversion timing when three analog input channels are selected. The maximum throughput rate per channel is 2 MSPS in this mode. The data flow in the bottom of the figure shows in which order the converted data is available to the data bus. The SYNC signal is active low when the data of channel one is available to the data of channel one is followed by the data of channel two and channel three before channel one is again available and the SYNC signal is active low.




<sup>†</sup>READ is the logical combination from  $\overline{\text{CS0}}$ , CS1 and  $\overline{\text{RD}}$ 



THS1007

SLAS286B - AUGUST 2000 - REVISED DECEMBER 2010

Figure 31 shows the conversion timing when four analog input channels are selected. The maximum throughput rate per channel is 1.5 MSPS in this mode. The data flow in the bottom of the figure shows in which order the converted data is available to the databus. The SYNC signal is active low when the data of channel one is available to the data of channel one is followed by the data of channel two, the data of channel three and the data of channel four before channel one is again available to the databus and SYNC is active low.



 $^{\dagger}\text{READ}$  is the logical combination from  $\overline{\text{CS0}},$  CS1 and  $\overline{\text{RD}}$ 



### DIGITAL OUTPUT DATA FORMAT

The digital output data format of the THS1007 can either be in binary format or in twos complement format. The following tables list the digital outputs for the analog input voltages.

Table 2. Binary Output	Format for Single-Ender	d Configuration
------------------------	-------------------------	-----------------

SINGLE-ENDED, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
AIN = V <sub>REFP</sub>	3FFh					
$AIN = (V_{REFP} + V_{REFM})/2$	200h					
AIN = V <sub>REFM</sub>	000h					

#### Table 3. Two's Complement Output Format for Single-Ended Configuration

SINGLE-ENDED, TWOS COMPLEMENT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
$AIN = V_{REFP}$	1FFh					
$AIN = (V_{REFP} + V_{REFM})/2$	000h					
AIN = V <sub>REFM</sub>	200h					

#### Table 4. Binary Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
V <sub>in</sub> = AINP – AINM V <sub>REF</sub> = V <sub>REFP</sub> – V <sub>REFM</sub>						
V <sub>in</sub> = V <sub>REF</sub>	3FFh					
V <sub>in</sub> = 0	200h					
$V_{in} = -V_{REF}$	000h					

Table 5. Two's Complement Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
$V_{in} = AINP - AINM$ $V_{REF} = V_{REFP} - V_{REFM}$						
V <sub>in</sub> = V <sub>REF</sub>	1FFh					
V <sub>in</sub> = 0	000h					
$V_{in} = -V_{REF}$	200h					

THS1007 SLAS286B – AUGUST 2000– REVISED DECEMBER 2010



#### ADC CONTROL REGISTER

The THS1007 contains two 10-bit wide control registers (CR0, CR1) in order to program the device into the desired mode. The bit definitions of both control registers are shown in 6.

REG	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CR0	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	RES	VREF
CR1	RESERVED	OFFSET	BIN/2's	R/W	RES	RES	RES	RES	SRST	RESET

#### Writing to Control Register 0 and Control Register 1

The 10-bit wide control register 0 and control register 1 can be programmed by addressing the desired control register and writing the register value to the ADC. The addressing is performed with the upper bits RA0 and RA1. During this write process, the data bits D0 to D9 contain the desired control register value. Table 7 shows the addressing of each control register.

D0 – D9	RA0	RA1	Addressed Control Register
Desired register value	0	0	Control register 0
Desired register value	1	0	Control register 1
Desired register value	0	1	Reserved for future
Desired register value	1	1	Reserved for future

#### Table 7. Control Register Addressing



### **INITIALIZATION OF THE THS1007**

The initialization of the THS1007 should be done according to the configuration flow shown in Figure 32.




Figure 32. THS1007 Configuration Flow

SLAS286B - AUGUST 2000- REVISED DECEMBER 2010



#### ADC CONTROL REGISTERS

### Control Register 0, Write Only (see Table 7)

BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	RES	VREF

### Table 8. Control Register 0 Bit Functions

BITS	RESET VALUE	NAME	FUNCTION
0	0	VREF	Vref select: Bit $0 = 0 \rightarrow$ The internal reference is selected Bit $0 = 1 \rightarrow$ The external reference voltage is used for the ADC
1	0	RES	RESERVED
2	0	PD	Power down. Bit $2 = 0 \rightarrow$ The ADC is active Bit $2 = 1 \rightarrow$ Power down
			The reading and writing to and from the digital outputs is possible during power down.
3, 4	0,0	CHSEL0, CHSEL1	Channel select Bit 3 and bit 4 select the analog input channel of the ADC. Refer to Table 9.
5,6	1,0	DIFF0, DIFF1	Number of differential channels Bit 5 and bit 6 contain information about the number of selected differential channels. Refer to Table 9.
7	0	SCAN	Autoscan enable Bit 7 enables or disables the autoscan function of the ADC. Refer to Table 9.
8,9	0,0	TEST0, TEST1	Test input enable Bit 8 and bit 9 control the test function of the ADC. Three different test voltages can be measured. This feedback allows the check of all hardware connections and the ADC operation. Refer to Table 10 for selection of the three different test voltages.

### ANALOG INPUT CHANNEL SELECTION

The analog input channels of the THS1007 can be selected via bits 3 to 7 of control register 0. One single channel (single-ended or differential) is selected via bit 3 and bit 4 of control register 0. Bit 5 controls the selection between single-ended and differential configuration. Bit 6 and bit 7 select the autoscan mode, if more than one input channel is selected. Table 10 shows the possible selections.

BIT 7 SCAN	BIT 6 DIFF1	BIT 5 DIFF0	BIT 4 CHSEL1	BIT 3 CHSEL0	DESCRIPTION OF THE SELECTED INPUTS
0	0	0	0	0	Analog input AINP (single ended)
0	0	0	0	1	Analog input AINM (single ended)
0	0	0	1	0	Analog input BINP (single ended)
0	0	0	1	1	Analog input BINM (single ended)
0	0	1	0	0	Differential channel (AINP-AINM)
0	0	1	0	1	Differential channel (BINP-BINM)
1	0	0	0	1	Autoscan two single ended channels: AINP, AINM, AINP,
1	0	0	1	0	Autoscan three single ended channels: AINP, AINM, BINP, AINP,
1	0	0	1	1	Autoscan four single ended channels: AINP, AINM, BINP, BINM, AINP,
1	0	1	0	1	Autoscan one differential channel and one single ended channel AINP, (BINP-BINM), AINP, (BINP-BINM),
1	0	1	1	0	Autoscan one differential channel and two single ended channel AINP, AINM, (BINP-BINM), AINP,
1	1	0	0	1	Autoscan two differential channels (AINP-AINM), (BINP-BINM), (AINP-AINM),
0	0	1	1	0	Reserved
0	0	1	1	1	Reserved
1	0	0	0	0	Reserved
1	0	1	0	0	Reserved
1	0	1	1	1	Reserved
1	1	0	0	0	Reserved
1	1	0	1	0	Reserved
1	1	0	1	1	Reserved
1	1	1	0	0	Reserved
1	1	1	0	1	Reserved
1	1	1	1	0	Reserved
1	1	1	1	1	Reserved

#### **Table 9. Analog Input Channel Configurations**

THS1007 SLAS286B – AUGUST 2000– REVISED DECEMBER 2010



#### Test Mode

The test mode of the ADC is selected via bit 8 and bit 9 of control register 0. The different selections are shown in Table 10.

	Table 10. Test Mode										
BIT 9 TEST1	BIT 8 TEST0	OUTPUT RESULT									
0	0	Normal mode									
0	1	V <sub>REFP</sub>									
1	0	((V <sub>REFM</sub> )+(V <sub>REFP</sub> ))/2									
1	1	V <sub>REFM</sub>									

Three different options can be selected. This feature allows support testing of hardware connections between the ADC and the processor.

#### Control Register 1, Write Only (see Table 7)

BIT 11	BIT10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	1	RESERVED	OFFSET	BIN/2s	R/W	RES	RES	RES	RES	SRST	RESET

#### Table 11. Control Register 1 Bit Functions

BITS	RESET VALUE	NAME	FUNCTION
0	0	RESET	Reset
			Writing a 1 into this bit resets the device and sets the control register 0 and control register 1 to the reset values. To bring the device out of RESET, a 0 has to be written into this bit.
1	0	SRST	Writing a 1 into this bit resets the sync generator. When running in multichannel mode, this must be set during the configuration cycle.
2, 3	0,0	RES	Reserved
4	1	RES	Reserved
5	1	RES	Reserved
6	0	R/W	R/W, RD/WR selection
			Bit 6 of control register 1 controls the function of the inputs $\overline{RD}$ and $\overline{WR}$ . When bit 6 in control register 1 is set to 1, $\overline{WR}$ becomes a $\overline{RW}$ input and $\overline{RD}$ is disabled. From now on a read is signalled with $\overline{R/W}$ high and a write with $\overline{R/W}$ as a low signal. If bit 6 in control register 1 is set to 0, the input $\overline{RD}$ becomes a read input and the input $\overline{WR}$ becomes a write input.
7	0	BIN/2s	Complement select
			If bit 7 of control register 1 is set to 0, the output value of the ADC is in twos complement. If bit 7 of control register 1 is set to 1, the output value of the ADC is in binary format. Refer to Table 2 through Table 5.
8	0	OFFSET	Offset cancellation mode Bit 8 = 0 $\rightarrow$ normal conversion mode Bit 8 = 1 $\rightarrow$ offset calibration mode
			If a 1 is written into bit 8 of control register 1, the device internally sets the inputs to zero and does a conver- sion. The conversion result is stored in an offset register and subtracted from all conversions in order to reduce the offset error.
9	0	RESERVED	Always write 0.

### TIMING AND SIGNAL DESCRIPTION OF THE THS1007

The reading from the THS1007 and writing to the THS1007 is performed by using the chip select inputs ( $\overline{CS0}$ , CS1), the write input  $\overline{WR}$  and the read input  $\overline{RD}$ . The write input is configurable to a combined read/write input ( $\overline{R/W}$ ). This is desired in cases where the connected processor consists of a combined read/write output signal ( $\overline{R/W}$ ). The two chip select inputs can be used to interface easily to a processor.

Reading from the THS1007 takes place by an internal  $\overline{RD}_{int}$  signal, which is generated from the logical combination of the external signals  $\overline{CS0}$ , CS1 and  $\overline{RD}$  (see Figure 33). This signal is then used to strobe the words and to enable the output buffers. The last external signal (either  $\overline{CS0}$ , CS1 or  $\overline{RD}$ ) to become valid makes  $\overline{RD}_{int}$  active while the write input (WR) is inactive. The first of those external signals switching to its inactive state deactivates  $\overline{RD}_{int}$  again.

Writing to the THS1007 takes place by an internal  $\overline{WR}_{int}$  signal, which is generated from the logical combination of the external signals  $\overline{CS0}$ , CS1 and  $\overline{WR}$ . This signal strobes the control words into the control registers 0 and 1. The last external signal (either  $\overline{CS0}$ , CS1 or  $\overline{WR}$ ) to become valid switches  $\overline{WR}_{int}$  active while the read input (RD) is inactive. The first of those external signals going to its inactive state deactivates  $\overline{WR}_{int}$  again.





Figure 33. Logical Combination of  $\overline{CS0}$ , CS1,  $\overline{RD}$ , and  $\overline{WR}$ 





#### Read Timing (using R/W, CS0-controlled)

Figure 34 shows the read-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a combined read-write input R/W. The  $\overline{RD}$  input has to be tied to high-level in this configuration. This timing is called  $\overline{CSO}$ -controlled because  $\overline{CSO}$  is the last external signal of  $\overline{CSO}$ , CS1, and R/W which becomes valid. The reading of the data should be done with a certain timing relative to the conversion clock CONV\_CLK, as illustrated in Figure 34.




Figure 34. Read Timing Diagram Using R/W (CSO-controlled)

		_		- <b>L</b>
Read	Timina	Parameter	(CS0-controlled)	
IICuu	i i i i i i i i i i i i i i i i i i i	i urumeter		,

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>su(CONV_CLKL-CSOL)</sub>	Setup time, CONV_CLK low before CS valid	10			ns
t <sub>su(CSOH</sub> -CONV_CLKL)	Setup time, CS invalid to CONV_CLK low	20			ns
t <sub>su(R/W)</sub>	Setup time, $R/\overline{W}$ high to last CS valid	0			ns
t <sub>a</sub>	Access time, last CS valid to data valid	0		10	ns
t <sub>h</sub>	Hold time, first CS invalid to data invalid	0		5	ns
t <sub>h(R/W)</sub>	Hold time, first external CS invalid to $R/\overline{W}$ change	5			ns
t <sub>w(CS)</sub>	Pulse duration, CS active	10			ns

### Write Timing (using R/W, CS0-controlled)

Figure 35 shows the write-timing behavior when the  $\overline{WR}(R/\overline{W})$  input is programmed as a combined read-write input R/W. The RD input has to be tied to high-level in this configuration. This timing is called  $\overline{CS0}$ -controlled because  $\overline{CS0}$  is the last external signal of  $\overline{CS0}$ , CS1, and R/W which becomes valid. The write into the THS1007 can be performed irrespective of the conversion clock signal CONV CLK.




Figure 35. Write Timing Diagram Using R/W (CS0-controlled)

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>su(R/W)</sub>	Setup time, $R/\overline{W}$ stable to last CS valid	0			ns
t <sub>su</sub>	Setup time, data valid to first CS invalid	5			ns
t <sub>h</sub>	Hold time, first CS invalid to data invalid	2			ns
t <sub>h(R/W)</sub>	Hold time, first CS invalid to R/W change	5			ns
t <sub>w(CS)</sub>	Pulse duration, CS active	10			ns



AINP

The THS1007 features four analog input channels. These can be configured for either single-ended or differential operation. Figure 36 shows a simplified model, where a single-ended configuration for channel AINP is selected. The reference voltages for the ADC itself are  $V_{REFP}$  and  $V_{REFM}$  (either internal or external reference voltage). The analog input voltage range is between  $V_{REFM}$  to  $V_{REFP}$ . This means that  $V_{REFM}$  defines the minimum voltage, and  $V_{REFP}$  defines the maximum voltage, which can be applied to the ADC. The internal reference source provides the voltage  $V_{REFM}$  of 1.5 V and the voltage  $V_{REFP}$  of 3.5 V (see also section reference voltage). The resulting analog input voltage swing of 2 V can be expressed by:

VREFP

10-Bit

ADC

V<sub>REFM</sub>

$$V_{REFM} \le AINP \le V_{REFP}$$


(1)

RUMENTS

ww.ti.com

### Figure 36. Single-Ended Input Stage

A differential operation is desired in many applications due to a better signal-to-noise ration. Figure 37 shows a simplified model for the analog inputs AINM and AINP, which are configured for differential operation. The differential operation mode provides in terms of performance benefits over the single-ended mode and is therefore recommended for best performance. The THS1007 offers 2 differential analog inputs and in the single-ended mode4 analog inputs. If the analog input architecture is different, common-mode voltages can be rejected. Additional details for both modes are given below.



#### Figure 37. Differential Input Stage

In comparison to the single-ended configuration it can be seen that the voltage  $V_{ADC}$ , which is applied at the input of the ADC, is the difference between the input AINP and AINM. The voltage  $V_{ADC}$  can be calculated as follows:

$$V_{ADC} = ABS(AINP-AINM)$$
(2)

An advantage to single-ended operation is that the common-mode voltage

$$V_{CM} = \frac{AINM + AINP}{2}$$
(3)

can be rejected in the differential configuration, if the following condition for the analog input voltages is true:

$$AGND \le AINM, AINP \le AV_{DD}$$
(4)

$$1 V \le V_{CM} \le 4 V \tag{5}$$

#### SINGLE-ENDED MODE OF OPERATION

The THS1007 can be configured for single-ended operation using dc or ac coupling. In either case, the input of the THS1007 must be driven from an operational amplifier that does not degrade the ADC performance. Because the THS1007 operates from a 5-V single supply, it is necessary to level-shift ground-based bipolar signals to comply with its input requirements. This can be achieved with dc and ac-coupling.



### DC COUPLING

An operational amplifier can be configured to shift the signal level according to the analog input voltage range of the THS1007. The analog input voltage range of the THS1007 goes from 1.5 V to 3.5 V. An operational amplifier can be used as shown in Figure 38.

Figure 38 shows an example with the analog input signal in the range between -1 V up to 1 V. This signal is shifted by an operational amplifier to the analog input range of the THS1007 (1.5 V to 3.5 V). The operational amplifier is configured as an inverting amplifier with a gain of -1. The required dc voltage of 1.25 V at the noninverting input is derived from the 2.5-V output reference REFOUT of the THS1007 by using a resistor divider. Therefore, the operational amplifier output voltage is centered at 2.5 V. The 10  $\mu$ F tantalum capacitor is required for bypassing REFOUT. REFIN of the THS1007 must be connected directly to REFOUT in single-ended mode. The use of ratio matched, thin-film resistor networks minimizes gain and offset errors.




Figure 38. Level-Shift for DC-Coupled Input

#### DIFFERENTIAL MODE OF OPERATION

For the differential mode of operation, a conversion from single-ended to differential is required. A conversion to differential signals can be achieved by using an RF-transformer, which provides a center tap. Best performance is achieved in differential mode.




Figure 39. Transformer Coupled Input



### DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

#### Integral Nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

#### **Differential Nonlinearity**

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than  $\pm$ 1 LSB ensures no missing codes.

#### Zero Offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

#### Gain Error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

#### Signal-to-noise Ratio + Distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

#### Effective Number of Bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$\mathsf{N} = \frac{(\mathsf{SINAD} - 1.76)}{6.02}$$

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, the effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

#### Spurious Free Dynamic Range (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS1007CDA	ACTIVE	TSSOP	DA	32	46	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	THS1007	Samples
THS1007IDA	ACTIVE	TSSOP	DA	32	46	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS1007I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020



www.ti.com

5-Jan-2022

### TUBE




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
THS1007CDA	DA	TSSOP	32	46	530	11.89	3600	4.9
THS1007IDA	DA	TSSOP	32	46	530	11.89	3600	4.9

DA (R-PDSO-G\*\*) 38 PIN SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

🛆 Falls within JEDEC MO-153, except 30 pin body length.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated