SLOS202E- JANUARY 1998- REVISED MARCH 2007

- ADSL Differential Line Driver and Receiver
- Driver Features
  - 140 MHz Bandwidth (–3dB) With 25- $\Omega$  Load
  - 315 MHz Bandwidth (–3dB) With 100- $\Omega$  Load
  - 1000 V/ $\mu$ s Slew Rate, G = 2
  - 400 mA Output Current Minimum Into 25- $\Omega$  Load
  - -72 dB 3rd Order Harmonic Distortion at f = 1 MHz, 25- $\Omega$  Load, and 20  $V_{O(PP)}$
- Receiver Features
  - 330 MHz Bandwidth (-3dB)
  - 900 V/µs Slew Rate at G = 2
  - -76 dB 3rd Order Harmonic Distortion at f = 1 MHz, 150- $\Omega$  Load, and 20  $V_{O(PP)}$
- Wide Supply Range ±4.5 V to ±16 V
- Available in the PowerPAD™ Package
- Improved Replacement for AD816 or EL1501
- Evaluation Module Available

#### (TOP VIEW) V<sub>CC</sub>− □ 10 20 Vcc-D1 OUT [ 2 19 D2 OUT 3 18 V<sub>CC</sub>+ □ V<sub>CC</sub>+ D1 IN+ □ 4 17 D2 IN+ D1 IN-5 16 D2 IN-R1 IN− □ 6 15 R2 IN-R1 IN+ ┌┬ 7 14 □ R2 IN+ V<sub>CC</sub>+ □ 8 13 V<sub>CC</sub>+ R1 OUT 9 12 V<sub>CC</sub>-□ 10 11 □ v<sub>cc</sub>-

**DWP PACKAGE** 

Cross Section View Showing PowerPAD

### description

The THS6002 contains two high-current, high-speed drivers and two high-speed receivers. These drivers and receivers can be configured differentially for driving and receiving signals over low-impedance lines. The THS6002 is ideally suited for asymmetrical digital subscriber line (ADSL) applications where it supports the high-peak voltage and current requirements of that application. Both the drivers and the receivers are current feedback amplifiers designed for the high slew rates necessary to support low total harmonic distortion (THD) in ADSL applications. Separate power supply connections for each driver are provided to minimize crosstalk.

#### HIGH-SPEED xDSL LINE DRIVER/RECEIVER FAMILY

DEVICE	DRIVER	RECEIVER	5 V	±5 V	±15 V	BW (MHz)	SR (V/μs)	THD f = 1 MHz (dB)	I <sub>O</sub> (mA)	V <sub>n</sub> (nV/√Hz)
THS6002	•	•		•	•	140	1000	-62	500	1.7
THS6012	•			•	•	140	1300	-65	500	1.7
THS6022	•			•	•	210	1900	-66	250	1.7
THS6062		•	•	•	•	100	100	-72	90	1.6
THS7002		•		•	•	70	100	-84	25	2.0



CAUTION: The THS6002 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.



SLOS202E- JANUARY 1998- REVISED MARCH 2007

#### description (continued)

The THS6002 is packaged in the patented PowerPAD package. This package provides outstanding thermal characteristics in a small footprint package, which is fully compatible with automated surface mount assembly procedures. The exposed thermal pad on the underside of the package is in direct contact with the die. By simply soldering the pad to the PWB copper and using other thermal outlets, the heat is conducted away from the junction.

#### **AVAILABLE OPTIONS**

	PACKAGED	DEVICE
TA	PowerPAD PLASTIC SMALL OUTLINE† (DWP)	EVALUATION MODULE
0°C to 70°C	THS6002CDWP	THS6002EVM
-40°C to 85°C	THS6002IDWP	

<sup>†</sup> The DWP packages are available taped and reeled. Add an R suffix to the device type (i.e., THS6002CDWPR)

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	33 V
Input voltage, V <sub>I</sub> (driver and receiver)	
Output current, IO (driver) (see Note 1)	
Output current, IO (receiver) (see Note 1)	150 mA
Differential input voltage, V <sub>ID</sub> (driver and receiver)	
Continuous total power dissipation at (or below) T <sub>A</sub> = 25°C (see Note 1)	5.8 W
Operating free air temperature, T <sub>A</sub>	−40°C to 85°C
Storage temperature, T <sub>stq</sub>	65°C to 125°C
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


NOTE 1: The THS6002 incorporates a PowerPad on the underside of the chip. This acts as a heatsink and must be connected to a thermal dissipation plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature, which could permanently damage the device. See the Thermal Information section of this document for more information about PowerPad technology.

#### recommended operating conditions

		MIN	TYP	MAX	UNIT	
Oursky of the second V	Split supply	±4.5		±16	.,	
Supply voltage, V <sub>CC+</sub> and V <sub>CC-</sub>	Single supply	9		32	٧	
Operation from air temperature T.	C suffix	0	0 70		°C	
Operating free-air temperature, T <sub>A</sub>	I suffix	-40		85	30	



## functional block diagram



#### **DRIVER**

# electrical characteristics, $V_{CC}$ = $\pm 15$ V, $R_L$ = 25 $\Omega$ , $R_F$ = 1 k $\Omega$ , $T_A$ = 25 $^{\circ}$ C (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS†	MIN	TYP	MAX	UNIT
\/	Dower cumply aparating ran	~~	Split supply		±4.5		±16.5	V
VCC	Power supply operating ran	ge	Single supply		9		33	V
		G: 1 1 1		V <sub>CC</sub> = ±5 V	3 to -2.8	3.2 to -3		.,
.,		Single ended	R <sub>L</sub> = 25 Ω	V <sub>CC</sub> = ±15 V	11.8 to –11.5	12.5 to –12.2		V
VO	Output voltage swing	D.W: 1	B 500	V <sub>CC</sub> = ±5 V	6 to -5.6	6.4 to -6		.,
		Differential	R <sub>L</sub> = 50 Ω	V <sub>CC</sub> = ±15 V	23.6 to -23	25 to -24.4		V
\/	Common modeliment valtas		V <sub>CC</sub> = ±5 V	±3.6	±3.7		V	
VICR	Common-mode input voltag	je range	$V_{CC} = \pm 15 \text{ V}$		±13.4	±13.5		V
VIO	Input offset voltage		V <sub>CC</sub> = ±5 V or ±15 V	T <sub>A</sub> = 25°C		2	5	mV
۷IO	input onset voltage			T <sub>A</sub> = full range			7	IIIV
	Input offset voltage drift		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	T <sub>A</sub> = full range			20	μV/°C
	Differential input offset volta	nae	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$ $T_A = \text{full range}$		1.5	4	mV
							5	
	Differential input offset volta	ige drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	T <sub>A</sub> = full range			10	μV/°C
		Negative		$T_A = 25^{\circ}C$		3	9	μА
		Negative		T <sub>A</sub> = full range			12	μιτ
l.s	Input bigg gurrant	Positive	V <sub>CC</sub> = ±5 V or ±15 V	$T_A = 25^{\circ}C$		4	10	
IΒ	Input bias current	Positive	ACC = ∓2 A QI ∓ 12 A	T <sub>A</sub> = full range			12	μΑ
				$T_A = 25^{\circ}C$		1.5	8	
		Differential		T <sub>A</sub> = full range			11	μΑ
		•	$V_{CC} = \pm 5 \text{ V},$	R <sub>L</sub> = 5 Ω		500		
lO	Output current (see Note 2)		$V_{CC} = \pm 15 \text{ V},$	R <sub>L</sub> = 25 Ω	400	500		mA
los	Short-circuit output current	(see Note 2)				800		mA
			V <sub>CC</sub> = ±5 V			1.5		
	Open loop transresistance		V <sub>CC</sub> = ±15 V			5		MΩ
	Common-mode rejection ratio			62	70		1	
CMRR	Differential common-mode		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	T <sub>A</sub> = full range		100		dB
	Crosstalk	Driver to driver	V <sub>I</sub> = 200 mV,	f = 1 MHz		-62		dB

<sup>&</sup>lt;sup>†</sup> Full range is 0°C to 70°C for the THS6002C and –40°C to 85°C for the THS6002I.

NOTE 2: A heat sink is required to keep the junction temperature below absolute maximum when an output is heavily loaded or shorted. See absolute maximum ratings and Thermal Information section.



#### **DRIVER**

# electrical characteristics, V<sub>CC</sub> = $\pm 15$ V, R<sub>L</sub> = 25 $\Omega$ , R<sub>F</sub> = 1 k $\Omega$ , T<sub>A</sub> = 25 °C (unless otherwise noted) (continued)

	PARAMETER	TEST CO	TEST CONDITIONS†			MAX	UNIT
		V 15 V	T <sub>A</sub> = 25°C	-68	-74		dB
DCDD	Davies comply rejection retin	V <sub>CC</sub> = ±5 V	T <sub>A</sub> = full range	-65			uБ
PSRR	Power supply rejection ratio		T <sub>A</sub> = 25°C	-64	-72		15
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range	-62			dB
Cl	Differential input capacitance				1.4		pF
R <sub>I</sub>	Input resistance				300		kΩ
RO	Output resistance	Open loop			13		Ω
		V 15 V	T <sub>A</sub> = 25°C		8.5	10	
	Quiescent current	V <sub>CC</sub> = ±5 V	T <sub>A</sub> = full range			12	
ICC	Quiescent current	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	T <sub>A</sub> = 25°C		11.5	13	mA
		V <sub>CC</sub> = ±15 V	T <sub>A</sub> = full range			15	

<sup>&</sup>lt;sup>†</sup> Full range is 0°C to 70°C for the THS6002C and –40°C to 85°C for the THS6002I.

## operating characteristics, $V_{CC}$ = $\pm 15$ V, $R_L$ = 25 $\Omega$ , $R_F$ = 1 k $\Omega$ , $T_A$ = 25°C (unless otherwise noted)

	PARAMETE	₹		TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT
SR	Differential slew rate		V <sub>O</sub> = 20 V <sub>(PF</sub>	Ρ),	G = 2		1000		V/μs
t <sub>S</sub>	Settling time to 0.1%		0 V to 10 V St	tep,	G = 2		70		ns
THD	Total harmonic distortic	n	V <sub>O(PP)</sub> = 20 G = 5,	$V,R_F = 4 k\Omega$	f = 1 MHz		-62		dBc
Vn	Input voltage noise		$V_{CC} = \pm 5 \text{ V } c$ G = 2,	or ±15 V,	f = 10 kHz, Single-ended		1.7		nV/√ <del>Hz</del>
	lamed a class comment	Positive (IN+)	$V_{CC} = \pm 5 \text{ V c}$	or ±15 V,	f = 10 kHz,		11.5		- A /-/I I=
In	Input noise current	Negative (IN-)	G = 2				16		pA/√Hz
			V <sub>I</sub> = 200 mV,	G = 1,	V <sub>CC</sub> = ±5 V	90	110		MHz
			$R_F = 680 \Omega$		$V_{CC} = \pm 15 \text{ V}$	110	140		MHz
	Small-signal bandwidth	( 2 dD)	$V_I = 200 \text{ mV},$ $R_F = 620 \Omega$	G = 2,	V <sub>CC</sub> = ±15 V		120		MHz
BW	Small-signal bandwidth	(-3 db)	$V_I = 200 \text{ mV},$ $R_F = 820 \Omega,$	G = 1, $R_L = 100 \Omega$	V <sub>CC</sub> = ±15 V		315		MHz
			$V_I = 200 \text{ mV},$ $R_F = 560 \Omega,$		V <sub>CC</sub> = ±15 V		265		MHz
	D 1 : W 6 04 ID 6		V <sub>I</sub> = 200 mV,	G = 1,	V <sub>CC</sub> = ±5 V		30		
	Bandwidth for 0.1 dB fl	atness	$R_F = 680 \Omega$		$V_{CC} = \pm 15 \text{ V}$		40		MHz
	Full power bandwidth (	see Note 3)	V <sub>O</sub> = 20 V <sub>(PF</sub>	P)			16		MHz
	<b>5</b> ''' '' '		G = 2,	NTSC,	V <sub>CC</sub> = ±5 V		0.04%		
$A_D$	Differential gain error		$R_L = 150 \Omega$ ,	40 IRE	$V_{CC} = \pm 15 \text{ V}$		0.05%		
	<b>5</b> ′′′ * 1 1		G = 2,	NTSC,	V <sub>CC</sub> = ±5 V		0.07°		
φD	Differential phase error		$R_L = 150 \Omega$	•	$V_{CC} = \pm 15 \text{ V}$		0.08°		

NOTE 3: Full power bandwidth = slew rate/ $2\pi V_{peak}$ 



### **RECEIVER**

## electrical characteristics, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ , R<sub>F</sub> = 1 k $\Omega$ , T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER		TEST COND	OITIONS†	MIN	TYP	MAX	UNIT
.,			Split supply		±4.5		±16.5	.,
VCC	Power supply operating range		Single supply		9		33	V
\/ -	Outrot valtana avian	Cinale anded	$V_{CC} = \pm 5 \text{ V}$		±3	±3.3		V
VO	Output voltage swing	Single ended	$V_{CC} = \pm 15 \text{ V}$		±12.4	±12.8		٧
Vion	Common-mode input voltage ra	200	$V_{CC} = \pm 5 \text{ V}$		±3.6	±3.7		V
VICR	Common-mode input voitage ra	inge	$V_{CC} = \pm 15 \text{ V}$		±13.4	±13.5		V
		Single ended		T <sub>A</sub> = 25°C		1	4	
V <sub>IO</sub>	Input offset voltage	Sirigle efficed	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			6	mV
V10	input onset voltage	Differential	VCC = ±3 V OI ± 13 V	$T_A = 25^{\circ}C$		1.5	4	111 V
		Dilicicitia		T <sub>A</sub> = full range			5	
	Input offset voltage drift	Single ended	V <sub>CC</sub> = ±5 V or ±15 V				20	μV/°C
		Differential	VCC = 20 V 01 2 10 V	1			10	μννο
		Negative	$V_{CC} = \pm 5 \text{ V or } \pm 15$ ,	T <sub>A</sub> = 25°C		2	8	
		rtoganvo	VCC = ±0 V 01 ± 10 ;	T <sub>A</sub> = full range			10	μΑ
lin	Input bias current	Positive	V <sub>CC</sub> = ±5 V or ±15 V	T <sub>A</sub> = 25°C		3.5	9	
IB	input bias current	1 OSITIVE	VCC = ±3 V OI ± 13 V	T <sub>A</sub> = full range			11	
		Differential	V 15 V or 145 V	T <sub>A</sub> = 25°C		1.5	8	
		Differential	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T <sub>A</sub> = full range			10	
	Outral summed (see Mete 0)	-	V <sub>CC</sub> = ±5 V	R <sub>L</sub> = 25 Ω		95		4
lO	Output current (see Note 2)		V <sub>CC</sub> = ±15 V	R <sub>L</sub> = 150 Ω	80	85		mA
los	Short-circuit output current (see	Note 2)	R <sub>L</sub> = 25 Ω			110		mA
	Onen leen trongregietenen		$V_{CC} = \pm 5 \text{ V}$			1.5		ΜΩ
	Open loop transresistance		V <sub>CC</sub> = ±15 V			5		IVIS2
		Single ended			60	70		
CMRR	Common-mode rejection ratio	Differential	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	IA = full range		100		dB
	Crosstalk (receiver to receiver)		V <sub>I</sub> = 200 mV,	f = 1 MHz	1	-67		dB
				T <sub>A</sub> = 25°C	-66	-74		
DODD	Device constructs of a construct		$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range	-63			-10
PSRR	Power supply rejection ratio		V 145 V	T <sub>A</sub> = 25°C	-65	-72		dB
			$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range	-62			
R <sub>I</sub>	Input resistance			1	300		kΩ	
Cl	Differential input capacitance					1.4		pF
RO	Output resistance		Open loop			10		Ω

<sup>&</sup>lt;sup>†</sup> Full range is 0°C to 70°C for the THS6002C and -40°C to 85°C for the THS6002I.

NOTE 2: A heat sink is required to keep junction temperature below absolute maximum when an output is heavily loaded or shorted. See absolute maximum ratings and Thermal Information section.



#### **RECEIVER**

# electrical characteristics, V<sub>CC</sub> = $\pm$ 15 V, R<sub>L</sub> = 150 $\Omega$ , R<sub>F</sub> = 1 k $\Omega$ , T<sub>A</sub> = 25°C (unless otherwise noted) (continued)

	PARAMETER	TEST COND	MIN	TYP	MAX	UNIT	
Icc			T <sub>A</sub> = 25°C		4.2	5.5	
		$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range			7.5	1 .
	Quiescent current	V 145.V	T <sub>A</sub> = 25°C		5	7	mA
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range			9	

<sup>†</sup> Full range is 0°C to 70°C for the THS6002C and –40°C to 85°C for the THS6002I.

# operating characteristics, V<sub>CC</sub> = $\pm 15$ V, R<sub>L</sub> = 150 $\Omega$ , R<sub>F</sub> = 1 k $\Omega$ , T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETE	R	Т	EST COND	ITIONS	MIN	TYP	MAX	UNIT
SR	Differential slew rate		V <sub>O</sub> = 10 V <sub>(PP)</sub>	,	G = 2		900		V/μs
t <sub>S</sub>	Settling time to 0.1%		10 V Step,		G = 2		50		ns
THD	Total harmonic distort	on	V <sub>O</sub> (PP) = 20 V G = 5,	,	$R_F = 510 \Omega$ , $f = 1 MHz$		-68		dBc
Vn	Input voltage noise		$V_{CC} = \pm 5 \text{ V or } G = 2$	±15 V	f = 10 kHz,		1.7		nV/√ <del>Hz</del>
Ι.	Positive (IN+)		$V_{CC} = \pm 5 \text{ V or}$	±15 V,	f = 10 kHz,		11.5		- A / / <del>I  -</del>
In	Input current noise	Negative (IN-)	G = 2				16		pA/√Hz
			V <sub>I</sub> = 200 mV,	G = 1,	$V_{CC} = \pm 5 \text{ V}$	270	300		MI I-
	Small-signal handwidt	$R_F = 560 \Omega$		$V_{CC} = \pm 15 \text{ V}$	300	330		MHz	
BW	Omaii signai banawai	mall-signal bandwidth (–3 dB)			V <sub>CC</sub> = ±15 V		285		MHz
	D 1 1 1 1 1 0 4 1 D		V <sub>I</sub> = 200 mV,	G = 1,	V <sub>CC</sub> = ±5 V		20		
	Bandwidth for 0.1 dB	riatness	$R_F = 560 \Omega$		$V_{CC} = \pm 15 \text{ V}$		25		MHz
	Full power bandwidth	(see Note 3)	V <sub>O</sub> = 20 V <sub>(PP)</sub>				14		MHz
_	Differential resistances		40 IRE,	G = 2,	V <sub>CC</sub> = ±5 V		0.09%		
$A_D$	Differential gain error		$R_L = 150 \Omega$ ,	NTSC	V <sub>CC</sub> = ±15 V		0.1%		
1_	Differential whose arms	P.W		G = 2,	$V_{CC} = \pm 5 \text{ V}$	0.13°			
φD	Differential phase erro	)I	$R_L = 150 \Omega$ ,	NTSC	$V_{CC} = \pm 15 \text{ V}$		0.16°		

NOTE 3: Full power bandwidth = slew rate/ $2\pi V_{peak}$ 

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Input-to-Output Crosstalk Test Circuit



Figure 2. Receiver Input-to-Output Crosstalk Test Circuit




Figure 3. Driver Test Circuit, Gain =  $1 + (R_F/R_G)$ 





Figure 4. Receiver Test Circuit, Gain = 1 + (R<sub>F</sub>/R<sub>G</sub>)



### **Table of Graphs**

		<u> </u>		FIGURE
	Supply current	Driver and Receiver	vs Supply voltage	5
	Input voltage noise	Driver and Receiver	vs Frequency	6
	Input current noise	Driver and Receiver	vs Frequency	6
	Closed-loop output impedance	Driver and Receiver	vs Frequency	7
		Driver	vs Supply voltage	8
	Peak-to-peak output voltage swing	Receiver	vs Supply voltage	31
		Driver	vs Load resistance	9
	Peak-to-peak output voltage	Receiver	vs Load resistance	32
		Driver	vs Free-air temperature	10
VIO	Input offset voltage	Receiver	vs Free-air temperature	33
		Driver	vs Free-air temperature	11
I <sub>IB</sub>	Input bias current	Receiver	vs Free-air temperature	34
		Driver	vs Free-air temperature	12
CMMR	Common-mode rejection ratio	Receiver	vs Free-air temperature	35
		Driver	vs Frequency	13
	Input-to-output crosstalk	Receiver	vs Frequency	36
	Driver-to-receiver crosstalk		vs Frequency	14
	Receiver-to-driver crosstalk	vs Frequency	37	
		Driver	vs Free-air temperature	15
PSSR	Power supply rejection ratio	Receiver	vs Free-air temperature	38
	0 1	Driver	vs Free-air temperature	16
Icc	Supply current	Receiver	vs Free-air temperature	39
		Driver	vs Frequency	17, 18
	Normalized frequency response	Receiver	vs Frequency	40, 41
	Normalized output response	Driver	vs Frequency	19 – 22
	Single-ended output distortion	Driver	vs Output voltage	23
	Output distortion	Receiver	vs Output voltage	42
	Small and large signal frequency response	Receiver		43, 44
		Divini	DC input offset voltage	24, 25
	<b>5</b> '''	Driver	Number of 150-Ω loads	26, 27
	Differential gain		DC input offset voltage	45, 46
		Receiver	Number of 150-Ω loads	47, 48
		Divini	DC input offset voltage	24, 25
	D''(see of all above	Driver	Number of 150-Ω loads	26, 27
	Differential phase	Baselia	DC input offset voltage	45, 46
		Receiver	Number of 150-Ω loads	47, 48
	Outside the management	Driver		28 – 30
	Output step response	Receiver		49 – 51



# DRIVER AND RECEIVER CLOSED-LOOP OUTPUT IMPEDANCE








Figure 7














DRIVER


**INPUT BIAS CURRENT** 






DRIVER








**DRIVER** NORMALIZED FREQUENCY RESPONSE vs **FREQUENCY** 2  $R_F = 300 \Omega$ Normalized Frequency Response - dB 0 -1  $R_F = 510 \Omega$ -2  $R_F = 750 \Omega$ -3  $R_{F}$ = 1  $k\Omega$ -4 -5  $V_{CC} = \pm 15 \text{ V}$  $V_I = 200 \text{ mV}$ -6  $R_L = 25 \Omega$ Gain = 1 -7  $T_A = 25^{\circ}C$ -8 100 10M 100M 500M f - Frequency - Hz

**DRIVER** NORMALIZED FREQUENCY RESPONSE VS






Figure 17

-8

-9

100k

 $V_{I} = 200 \text{ mV}$ 

1 1 1 1 1 1 1 1

1M


10M


f - Frequency - Hz

Figure 19

100M

500M







DRIVER

SINGLE-ENDED OUTPUT DISTORTION

20

**DRIVER NORMALIZED OUTPUT RESPONSE** vs **FREQUENCY** 





# DRIVER DIFFERENTIAL GAIN AND PHASE vs

#### DC INPUT OFFSET VOLTAGE




Figure 24

# DRIVER DIFFERENTIAL GAIN AND PHASE vs

#### **DC INPUT OFFSET VOLTAGE**




Figure 25

# DRIVER DIFFERENTIAL GAIN AND PHASE VS

NUMBER OF 150- $\Omega$  LOADS




Figure 26

# DRIVER DIFFERENTIAL GAIN AND PHASE VS

NUMBER OF 150- $\Omega$  LOADS





Figure 27





#### DRIVER OUTPUT 20 V STEP RESPONSE






Figure 30


RECEIVER PEAK-TO-PEAK OUTPUT VOLTAGE SWING vs **SUPPLY VOLTAGE** 15 Vo(PP) - Peak-to-Peak Output Voltage Swing - V 10 5 0 -5 T<sub>A</sub> = 25°C -10  $R_F = 1 k\Omega$  $R_L = 150 \Omega$ Gain = 1 -15 6 10 12 V<sub>CC</sub> - Supply Voltage - V Figure 31





**INPUT OFFSET VOLTAGE** FREE-AIR TEMPERATURE 0.5 G = 1 $R_F = 1 k\Omega$ V<sub>IO</sub> - Input Offset Voltage - mV  $V_{CC} = \pm 5 \text{ V}$ -0.5  $V_{CC} = \pm 15 \text{ V}$ -1.5 -40 -20 40 100 T<sub>A</sub> - Free-Air Temperature - °C Figure 33


**RECEIVER** 














**RECEIVER** 






**RECEIVER** 


**OUTPUT DISTORTION** 






RECEIVER

#### **TYPICAL CHARACTERISTICS**





# RECEIVER DIFFERENTIAL GAIN AND PHASE vs




Figure 45

# RECEIVER DIFFERENTIAL GAIN AND PHASE

### DC INPUT OFFSET VOLTAGE




Figure 46

# RECEIVER DIFFERENTIAL GAIN AND PHASE

# $\begin{tabular}{ll} \textbf{vs} \\ \textbf{NUMBER OF 150-} \Omega \ \textbf{LOADS} \\ \end{tabular}$




Figure 47



# RECEIVER DIFFERENTIAL GAIN AND PHASE vs






Figure 48





#### RECEIVER OUTPUT 20 V STEP RESPONSE




Figure 51

#### **APPLICATION INFORMATION**

The THS6002 contains four independent operational amplifiers. Two are designated as drivers because of their high output current capability, and two are designated as receivers. The receiver amplifiers are current feedback topology amplifiers made for high-speed operation and are capable of driving output loads of at least 80 mA. The drivers are also current feedback topology amplifiers. However, the drivers have been specifically designed to deliver the full power requirements of ADSL and therefore can deliver output currents of at least 400 mA at full output voltage.

The THS6002 is fabricated using Texas Instruments 30-V complementary bipolar process, HVBiCOM. This process provides excellent isolation and high slew rates that result in the device's excellent crosstalk and extremely low distortion.

#### independent power supplies

Each amplifier of the THS6002 has its own power supply pins. This was specifically done to solve a problem that often occurs when multiple devices in the same package share common power pins. This problem is crosstalk between the individual devices caused by currents flowing in common connections. Whenever the current required by one device flows through a common connection shared with another device, this current, in conjunction with the impedance in the shared line, produces an unwanted voltage on the power supply. Proper power supply decoupling and good device power supply rejection helps to reduce this unwanted signal. What is left is crosstalk.

However, with independent power supply pins for each device, the effects of crosstalk through common impedance in the power supplies is more easily managed. This is because it is much easier to achieve low common impedance on the PCB with copper etch than it is to achieve low impedance within the package with either bond wires or metal traces on silicon.



#### power supply restrictions

Although the THS6002 is specified for operation from power supplies of  $\pm 5$  V to  $\pm 15$  V (or singled-ended power supply operation from 10 V to 30 V), and each amplifier has its own power supply pins, several precautions must be taken to assure proper operation.

- 1. The power supplies for each amplifier must be the same value. For example, if the drivers use ±15 volts, then the receivers must also use ±15 volts. Using ±15 volts for one amplifier and ±5 volts for another amplifier is not allowed.
- To save power by powering down some of the amplifiers in the package, the following rules must be followed.
  - The amplifier designated Receiver 1 must always receive power whenever any other amplifier(s) within the package is used. This is because the internal startup circuitry uses the power from the Receiver 1 device.
  - The –V<sub>CC</sub> pins from all four devices must always be at the same potential.
  - Individual amplifiers are powered down by simply opening the +V<sub>CC</sub> connection.

As an example, if only the two drivers within the THS6002 are used, then the package power is reduced by removing the  $+V_{CC}$  connection to Receiver 2. This reduces the power consumption by an amount equal to the quiescent power of a single receiver amplifier. The  $+V_{CC}$  connections to Receiver 1 and both drivers are required. Also, all four amplifiers must be connected to  $-V_{CC}$ , including Receiver 2.

The THS6002 incorporates a standard Class A-B output stage. This means that some of the quiescent current is directed to the load as the load current increases. So under heavy load conditions, accurate power dissipation calculations are best achieved through actual measurements. For small loads, however, internal power dissipation for each amplifier in the THS6002 can be approximated by the following formula:

$$P_{D} \cong \left(2 V_{CC} I_{CC}\right) + \left(V_{CC} - V_{O}\right) \times \left(\frac{V_{O}}{R_{L}}\right)$$

Where:

P<sub>D</sub> = power dissipation for one amplifier

V<sub>CC</sub> = split supply voltage

I<sub>CC</sub> = supply current for that particular amplifier

V<sub>O</sub> = output voltage of amplifier

 $R_I$  = load resistance

To find the total THS6002 power dissipation, we simply sum up all four amplifier power dissipation results. Generally, the worst case power dissipation occurs when the output voltage is one-half the  $V_{CC}$  voltage. One last note, which is often overlooked: the feedback resistor ( $R_F$ ) is also a load to the output of the amplifier and should be taken into account for low value feedback resistors.

#### device protection features

The THS6002 has two built-in protection features that protect the device against improper operation. The first protection mechanism is output current limiting. Should the output become shorted to ground the output current is automatically limited to the value given in the data sheet. While this protects the output against excessive current, the device internal power dissipation increases due to the high current and large voltage drop across the output transistors. Continuous output shorts are not recommended and could damage the device. Additionally, connection of the amplifier output to one of the supply rails ( $\pm V_{CC}$ ) can cause failure of the device and is not recommended.


The second built-in protection feature is thermal shutdown. Should the internal junction temperature rise above approximately 180°C, the device automatically shuts down. Such a condition could exist with improper heat sinking or if the output is shorted to ground. When the abnormal condition is fixed, the internal thermal shutdown circuit automatically turns the device back on.

#### thermal information

The THS6002 is packaged in a thermally-enhanced DWP package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 52(a) and Figure 52(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 52(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. This is discussed in more detail in the *PCB design considerations* section of this document.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 52. Views of Thermally Enhanced DWP Package



#### recommended feedback and gain resistor values

As with all current feedback amplifiers, the bandwidth of the THS6002 is an inversely proportional function of the value of the feedback resistor. This can be seen from Figures 17 and 18. For the driver, the recommended resistors for the optimum frequency response for a 25- $\Omega$  load system are 680- $\Omega$  for a gain = 1 and 620- $\Omega$  for a gain = 2 or -1. For the receivers, the recommended resistors for the optimum frequency response are 560  $\Omega$  for a gain = 1 and 390  $\Omega$  for a gain = 2 or -1. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics. Because there is a finite amount of output resistance of the operational amplifier, load resistance can play a major part in frequency response. This is especially true with the drivers, which tend to drive low-impedance loads. This can be seen in Figure 7, Figure 19, and Figure 20. As the load resistance increases, the output resistance of the amplifier becomes less dominant at high frequencies. To compensate for this, the feedback resistor should change. For 100- $\Omega$  loads, it is recommended that the feedback resistor be changed to 820  $\Omega$  for a gain of 1 and 560  $\Omega$  for a gain of 2 or -1. Although, for most applications, a feedback resistor value of 1 k $\Omega$  is recommended, which is a good compromise between bandwidth and phase margin that yields a very stable amplifier.

Consistent with current feedback amplifiers, increasing the gain is best accomplished by changing the gain resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback resistor value and internal dominant-pole capacitor. The ability to control the amplifier gain independently of the bandwidth constitutes a major advantage of current feedback amplifiers over conventional voltage feedback amplifiers. Therefore, once a frequency response is found suitable to a particular application, adjust the value of the gain resistor to increase or decrease the overall amplifier gain.

Finally, it is important to realize the effects of the feedback resistance on distortion. Increasing the resistance decreases the loop gain and increases the distortion. It is also important to know that decreasing load impedance increases total harmonic distortion (THD). Typically, the third order harmonic distortion increases more than the second order harmonic distortion.

#### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 53. Output Offset Voltage Model

#### noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true for the receiver amplifiers which are generally used for amplifying small signals coming over a transmission line. The noise model for current feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the two is that the CFB amplifiers generally specify different current noise parameters for each input while VFB amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 54. This model includes all of the noise sources as follows:

- $e_n = \text{amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = noninverting current noise (pA/√Hz)
- IN- = inverting current noise (pA/ $\sqrt{Hz}$ )
- e<sub>Rx</sub> = thermal voltage noise associated with each resistor (e<sub>Rx</sub> = 4 kTR<sub>x</sub>)




Figure 54. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT} \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$ 

T = temperature in degrees Kelvin (273 +°C)

 $R_F \parallel R_G = \text{parallel resistance of } R_F \text{ and } R_G$ 

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density  $(e_{ni})$  by the overall amplifier gain  $(A_V)$ .

$$e_{no} = e_{ni} A_V = e_{ni} \left( 1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case)



#### noise calculations and noise figure (continued)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing  $R_G$ ), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor ( $R_S$ ) and the internal amplifier noise voltage ( $e_n$ ). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50  $\Omega$  in RF applications.

$$NF = 10log \left[ \frac{e_{ni}^{2}}{e_{Rs}^{2}} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10log \left[ 1 + \frac{\left( \left( e_n \right)^2 + \left( IN + \times R_S \right)^2 \right)}{4 \text{ kTR}_S} \right]$$

The Figure 55 shows the noise figure graph for the THS6002.




Figure 55. Noise Figure vs. Source Resistance



#### PCB design considerations

Proper PCB design techniques in two areas are important to assure proper operation of the THS6002. These areas are high-speed layout techniques and thermal-management techniques. Because the THS6002 is a high-speed part, the following guidelines are recommended.

- Ground plane It is essential that a ground plane be used on the board to provide all components with a
  low inductive ground connection. Although a ground connection directly to a terminal of the THS6002 is not
  necessarily required, it is recommended that the thermal pad of the package be tied to ground. This serves
  two functions. It provides a low inductive ground to the device substrate to minimize internal crosstalk and
  it provides the path for heat removal.
- Input stray capacitance To minimize potential problems with amplifier oscillation, the capacitance at the inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input must be as short as possible, the ground plane must be removed under any etch runs connected to the inverting input, and external components should be placed as close as possible to the inverting input. This is especially true in the noninverting configuration. An example of this can be seen in Figure 56, which shows what happens when 1.8 pF is added to the inverting input terminal in the noninverting configuration. The bandwidth increases dramatically at the expense of peaking. This is because some of the error current is flowing through the stray capacitor instead of the inverting node of the amplifier. Although, in the inverting mode, stray capacitance at the inverting input has little effect. This is because the inverting node is at a virtual ground and the voltage does not fluctuate nearly as much as in the noninverting configuration.




Figure 56. Driver Normalized Frequency Response vs. Frequency



SLOS202E- JANUARY 1998- REVISED MARCH 2007

#### **APPLICATION INFORMATION**

#### PCB design considerations (continued)

• Proper power supply decoupling – Use a minimum of a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting etch makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches (2,54 mm) between the device power terminal and the ceramic capacitors.

Because of its power dissipation, proper thermal management of the THS6002 is required. Although there are many ways to properly heatsink this device, the following steps illustrate one recommended approach for a multilayer PCB with an internal ground plane.

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 57. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils (0,33 mm) in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. Place four more holes under the package, but outside the thermal pad area. These holes are 25 mils (0,635 mm) in diameter. They may be larger because they are not in the area to be soldered so that wicking is not a problem.
- 4. Connect all nine holes, the five within the thermal pad area and the four outside the pad area, to the internal ground plane.
- 5. When connecting these holes to the ground plane, do **not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS6002 package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated through hole.
- 6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area with its five holes. The four larger holes outside the thermal pad area, but still under the package, should be covered with solder mask.
- 7. Apply solder paste to the exposed thermal pad area and all of the operational amplifier terminals.
- 8. With these preparatory steps in place, the THS6002 is simply placed in position and run through the solder reflow operation as any standard surface mount component. This results in a part that is properly installed.



#### PCB design considerations (continued)




Figure 57. PowerPad PCB Etch and Via Pattern

The actual thermal performance achieved with the THS6002 in its PowerPAD package depends on the application. In the previous example, if the size of the internal ground plane is approximately 3 inches  $\times$  3 inches (76,2 mm x 76,2 mm), then the expected thermal coefficient,  $\theta_{JA}$ , is about 21.5°C/W. For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 58 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX} - T_{A}}{\theta_{JA}}\right)$$

Where:

P<sub>D</sub> = Maximum power dissipation of THS6002 (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case (0.37°C/W)

 $\theta_{CA}$  = Thermal coefficient from case to ambient

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



## PCB design considerations (continued)

## MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE




Figure 58. Maximum Power Dissipation vs Free-Air Temperature

#### **ADSL**

The THS6002 was primarily designed as a line driver and line receiver for ADSL (asymmetrical digital subscriber line). The driver output stage has been sized to provide full ADSL power levels of 20 dBm onto the telephone lines. Although actual driver output peak voltages and currents vary with each particular ADSL application, the THS6002 is specified for a minimum full output current of 400 mA at its full output voltage of approximately 12 V. This performance meets the demanding needs of ADSL at the central office end of the telephone line. A typical ADSL schematic is shown in Figure 59.




Figure 59. THS6002 ADSL Application



SLOS202E- JANUARY 1998- REVISED MARCH 2007

#### APPLICATION INFORMATION

#### **ADSL** (continued)

The ADSL transmit band consists of 255 separate carrier frequencies each with its own modulation and amplitude level. With such an implementation, it is imperative that signals put onto the telephone line have as low a distortion as possible. This is because any distortion either interferes directly with other ADSL carrier frequencies or it creates intermodulation products that interfere with ADSL carrier frequencies.

The THS6002 has been specifically designed for ultra low distortion by careful circuit implementation and by taking advantage of the superb characteristics of the complementary bipolar process. Driver single-ended distortion measurements are shown in Figure 23. It is commonly known that in the differential driver configuration, the second order harmonics tend to cancel out. Thus, the dominant total harmonic distortion (THD) will be primarily due to the third order harmonics. For this test, the load was 25  $\Omega$  and the output signal produced a 20  $V_{O(PP)}$  signal. Thus, the test was run at full signal and full load conditions. Because the feedback resistor used for the test was 4 k $\Omega$ , the distortion numbers are actually in a worst-case scenario. Distortion should be reduced as the feedback resistance drops. This is because the bandwidth of the amplifier increases dramatically, which allows the amplifier to react faster to any nonlinearities in the closed-loop system.

Another significant point is the fact that distortion decreases as the impedance load increases. This is because the output resistance of the amplifier becomes less significant as compared to the output load resistance.



#### **HDSL**

Shown in Figure 60 is an example of the THS6002 being used for HDSL-2 applications. The receiver amplifiers within the THS6002 have been configured as predrivers for the driver amplifiers. This dual composite amplifier setup has the effect of raising the open loop gain for the combination of both amplifiers, thereby giving improved distortion performance.




Figure 60. HDSL-2 Line Driver

#### general configurations

A common error for the first-time CFB user is to create a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration is now commonly referred to as an oscillator. The THS6002, like all CFB amplifiers, **must** have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters, which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 61).



### general configurations (continued)




Figure 61. Single-Pole Low-Pass Filter

If a multiple pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew-rates and high bandwidths, CFB amplifiers can create very accurate signals and help minimize distortion. An example is shown in Figure 62.




Figure 62. 2-Pole Low-Pass Sallen-Key Filter

There are two simple ways to create an integrator with a CFB amplifier. The first one shown in Figure 63 adds a resistor in series with the capacitor. This is acceptable because at high frequencies, the resistor is dominant and the feedback impedance never drops below the resistor value. The second one shown in Figure 64 uses positive feedback to create the integration. Caution is advised because oscillations can occur because of the positive feedback.




Figure 63. Inverting CFB Integrator

#### general configurations (continued)




Figure 64. Non-Inverting CFB Integrator

Another good use for the THS6002 driver amplifiers are as very good video distribution amplifiers. One characteristic of distribution amplifiers is the fact that the differential phase (DP) and the differential gain (DG) are compromised as the number of lines increases and the closed-loop gain increases. Be sure to use termination resistors throughout the distribution system to minimize reflections and capacitive loading.

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THS6002CDWP	ACTIVE	SO PowerPAD	DWP	20	25	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	THS6002C	Samples
THS6002IDWP	ACTIVE	SO PowerPAD	DWP	20	25	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS6002I	Samples
THS6002IDWPR	ACTIVE	SO PowerPAD	DWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS6002I	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6002IDWPR	SO PowerPAD	DWP	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS6002IDWPR	SO PowerPAD	DWP	20	2000	350.0	350.0	43.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
THS6002CDWP	DWP	HSOIC	20	25	506.98	12.7	4826	6.6
THS6002IDWP	DWP	HSOIC	20	25	506.98	12.7	4826	6.6

# DWP (R-PDSO-G\*\*)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.



## DWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{\mathsf{TM}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

20

11

22

13

14

279

1,91

10

10


Exposed Thermal Pad Dimensions

4206325–4/E 12/10

NOTE: A. All linear dimensions are in millimeters

# DWP (R-PDSO-G20)

## PowerPAD™PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste.

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated