SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

- Wide Bandwidth . . . 10 MHz
- **High Output Drive**
 - I_{OH} . . . 57 mA at V_{DD} 1.5 V - I_{OL} . . . 55 mA at 0.5 V
- **High Slew Rate**
 - SR+...16 V/μs
 - SR-...19 V/μs
- Wide Supply Range . . . 4.5 V to 16 V
- Supply Current . . . 1.9 mA/Channel
- **Ultralow Power Shutdown Mode I**_{DD} . . . 125 μ**A**/Channel
- Low Input Noise Voltage . . . 7 nV \sqrt{Hz} .
- Input Offset Voltage ... 60 µV
- **Ultra-Small Packages**
 - 8 or 10 Pin MSOP (TLC070/1/2/3)

description

The first members of TI's new BiMOS general-purpose operational amplifier family are the TLC07x. The BiMOS family concept is simple: provide an upgrade path for BiFET users who are moving away from dual-supply to single-supply systems and demand higher AC and dc performance. With performance rated from 4.5 V to 16 V across commercial (0°C to 70°C) and an extended industrial temperature range (-40°C to 125°C), BiMOS suits a wide range of audio, automotive, industrial and instrumentation applications. Familiar features like offset nulling pins, and new features like MSOP PowerPAD[™] packages and shutdown modes, enable higher levels of performance in a variety of applications.

Developed in TI's patented LBC3 BiCMOS process, the new BiMOS amplifiers combine a very high input impedance low-noise CMOS front end with a high-drive bipolar output stage, thus providing the optimum performance features of both. AC performance improvements over the TL07x BiFET predecessors include a bandwidth of 10 MHz (an increase of 300%) and voltage noise of 7 nV/\sqrt{Hz} (an improvement of 60%). DC improvements include a factor of 4 reduction in input offset voltage down to 1.5 mV (maximum) in the standard grade, and a power supply rejection improvement of greater than 40 dB to 130 dB. Added to this list of impressive features is the ability to drive ±50-mA loads comfortably from an ultrasmall-footprint MSOP PowerPAD package, which positions the TLC07x as the ideal high-performance general-purpose operational amplifier family.

FAMILY PACKAGE TABLE								
DEVICE	NO. OF	D. OF PACK		E TYPES			UNIVERSAL	
	CHANNELS	MSOP	PDIP	SOIC	TSSOP	SHUTDOWN	EVM BOARD	
TLC070	1	8	8	8	—	Yes		
TLC071	1	8	8	8	—			
TLC072	2	8	8	8	—	—	Refer to the EVM	
TLC073	2	10	14	14	—	Yes	Selection Guide (Lit# SLOU060)	
TLC074	4	_	14	14	20	_	, ,	
TLC075	4	_	16	16	20	Yes		






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Operational Amplifier



Copyright © 2000-2011, Texas Instruments Incorporated

SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

TLC070 and TLC071 AVAILABLE OPTIONS

	PACKAGED DEVICES						
Τ _Α	SMALL OUTLINE (D) [†]	SMALL OUTLINE (DGN) [†]	SYMBOL	PLASTIC DIP (P)			
0°C to 70°C	TLC070CD TLC071CD	TLC070CDGN TLC071CDGN	xxTIACS xxTIACU	TLC070CP TLC071CP			
4000 1. 40500	TLC070ID TLC071ID	TLC070IDGN TLC071IDGN	xxTIACT xxTIACV	TLC070IP TLC071IP			
−40°C to 125°C	TLC070AID TLC071AID	_	—	TLC070AIP TLC071AIP			

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC070CDR).

TLC072 and TLC073 AVAILABLE OPTIONS

	PACKAGED DEVICES								
T _A	SMALL MSOP					PLASTIC	PLASTIC		
	OUTLINE (D) [†]	(DGN)†	SYMBOL [‡]	(DGQ)†	SYMBOL [‡]	DIP (N)	DIP (P)		
0°C to 70°C	TLC072CD TLC073CD	TLC072CDGN	xxTIADV		 xxTIADX	TLC073CN	TLC072CP		
-40°C to 125°C	TLC072ID TLC073ID	TLC072IDGN —	xxTIADW 	TLC073IDGQ	 xxTIADY	TLC073IN	TLC072IP		
-40 0 10 125 0	TLC072AID TLC073AID					TLC073AIN	TLC072AIP		

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC072CDR). [‡] xx represents the device date code.

TLC074 and TLC075 AVAILABLE OPTIONS

	PACKAGED DEVICES					
Τ _Α	SMALL OUTLINE	PLASTIC DIP	TSSOP			
	(D) [†]	(N)	(PWP) [†]			
0°C to 70°C	TLC074CD	TLC074CN	TLC074CPWP			
	TLC075CD	TLC075CN	TLC075CPWP			
-40°C to 125°C	TLC074ID	TLC074IN	TLC074IPWP			
	TLC075ID	TLC075IN	TLC075IPWP			
-40 0 10 125 0	TLC074AID	TLC074AIN	TLC074AIPWP			
	TLC075AID	TLC075AIN	TLC075AIPWP			

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC074CDR).




SLOS219F – JUNE 1999 – REVISED DECEMBER 2011

TLC070 TLC071 TI C072 D, DGN OR P PACKAGE D, DGN OR P PACKAGE D, DGN, OR P PACKAGE (TOP VIEW) (TOP VIEW) (TOP VIEW) 10 10 **1**^O 8 🖽 NC 10UT 8 🗖 V_{DD} 8 2**4** IN – 🗖 2 7 IN – 🗖 2 7 1IN-- 7 🔲 20UT 🗛 6 🖿 21N -IN + 🗖 IN + 🗖 ι συτ 3-1IN+□ 3-3-GND 🗖 5 GND 🗖 4 5 D NULL GND □ 5 🔲 2IN+ 4 4 **TLC074 TLC073 TLC073 D OR N PACKAGE** DGQ PACKAGE **D OR N PACKAGE** (TOP VIEW) (TOP VIEW) (TOP VIEW) 10UT 🗖 $10 \square V_{DD}$ 14 VDD 10UT 🗖 10UT -14 🔲 40UT 1 - 9 🖽 20UT 1IN – 🗖 2_**4** 13 🗖 20UT 1IN-III 2 1IN- 🗖 8 🗖 2IN-1IN+ □□ з 1IN+ □□ 12 🗖 2IN – 1IN+ 🗖 3 12 🗖 4IN+ 3-GND I 4 7 🖽 2IN+ V_{DD} GND 🔲 2IN+ 4 11 🗖 GND 4 11 ISHDN I 6 2SHDN 2IN+ NC I 10 III NC 5 -10 🔲 3IN+ 5 5 9 🖽 3IN – 1SHDN 6 9 2SHDN 2IN-6 NC I 8 II NC 20UT 7 8 🖽 30UT 7 **TLC074 TLC075 TLC075 PWP PACKAGE D OR N PACKAGE PWP PACKAGE** (TOP VIEW) (TOP VIEW) (TOP VIEW) 10UT 🎞 10UT 🗖 -20 🖽 40UT 10 40UT 10UT 🗖 -20 🖽 40UT 16 1 1IN – 🎞 1IN- 🗖 2-19 1 4IN-🔲 41N-1IN- 🗖 19 🗖 4IN-2-15 2 1IN+ 🗖 1IN+ 🗆 3 18 🗖 4IN+ 1IN+ 🗖 3-18 🗖 4IN+ 14 🔲 4IN+ 3 17 🗖 GND 17 🗖 GND 4 GND 4 13 4 16 🗖 3IN+ 2IN+ 🗖 2IN+ 🗖 2IN+ 🗖 16 🗖 3IN+ 5 12 🔲 31N+ 5 5 6₹ **∀**15 2IN-67 15 🗖 3IN-2IN-🔲 3IN-2IN – 🗖 🗖 3IN-6 11 20UT 🗖 7 14 🔲 30UT 20UT 🗖 10 🗂 зоит 20UT 🗖 7 14 🖽 30UT 7 13 🗖 NC 8 1/2SHDN 3/4SHDN 1/2SHDN 8 13 3/4SHDN 8 9 12 D NC 9 9 12 D NC NC 🗖 10 11 🗖 NC 10 11 🗖 NC

TLC07x PACKAGE PIN OUTS

NC - No internal connection

TYPICAL PIN 1 INDICATORS





SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1) Differential input voltage range, V _{ID}	
Continuous total power dissipation	
Operating free-air temperature range, T _A : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stg}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 se	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

PACKAGE	^θ јс (°С/W)	θ _{JA} (°C/W)	T _A ≤ 25°C POWER BATING
D (9)	38.3	176	710 mW
D (8)			
D (14)	26.9	122.3	1022 mW
D (16)	25.7	114.7	1090 mW
DGN (8)	4.7	52.7	2.37 W
DGQ (10)	4.7	52.3	2.39 W
N (14, 16)	32	78	1600 mW
P (8)	41	104	1200 mW
PWP (20)	1.40	26.1	4.79 W

recommended operating conditions

		MIN	MAX	UNIT	
	Single supply	4.5	16		
Supply voltage, V _{DD}	Split supply	±2.25	4.5 16 ±2.25 ±8 +0.5 V _{DD} -0.8 2 0.8 0 70	V	
Common-mode input voltage, VICR		+0.5	V _{DD} -0.8	.8 V	
Shutdown on/off voltage level [‡]	V _{IH}	2		v	
Shudown on/on volage level*	V _{OL}		4.5 16 ±2.25 ±8 +0.5 V _{DD} −0.8 2 0.8	v	
Operating free-air temperature, T _A C-suffix I-suffix	C-suffix	0	70	°C	
	-40	125	C		

[‡] Relative to the voltage on the GND terminal of the device.



SLOS219F – JUNE 1999 – REVISED DECEMBER 2011

	PARAMETER	TEST CON	TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
			TLC070/1/2/3,			390	1900	
		V _{DD} = 5 V,	TLC074/5	Full range			3000	
V _{IO}	Input offset voltage	$V_{\rm IC} = 2.5 \text{ V},$	TLC070/1/2/3A,	25°C		390	1400	μV
		V _O = 2.5 V,	TLC074/5A	Full range			2000	
αΛΙΟ	Temperature coefficient of input offset voltage	R _S = 50 Ω				1.2		μV/°C
				25°C		0.7	50	
l _{iO}	Input offset current	V _{DD} = 5 V,	TLC07XC				100	pА
		$V_{DD} = 3 V,$ $V_{IC} = 2.5 V,$	TLC07XI	Full range			700	
		V _O = 2.5 V,		25°C		1.5	50	
I _{IB}	Input bias current	R _S = 50 Ω	TLC07XC				100	pА
			TLC07XI	Full range			700	
V _{ICR}	Common-mode input voltage	R _S = 50 Ω		25°C	0.5 to 4.2			v
				Full range	0.5 to 4.2			•
	High-level output voltage	V _{IC} = 2.5 V		25°C	4.1	4.3		v
			I _{OH} = – 1 mA	Full range	3.9			
			L 20 mA	25°C	3.7	4		
			I _{OH} = -20 mA	Full range	3.5			
V _{OH}			I _{OH} = -35 mA	25°C	3.4	3.8		
				Full range	3.2			
			I _{OH} = – 50 mA	25°C	3.2	3.6		
				-40°C to 85°C	3			
			I _{OL} = 1 mA	25°C		0.18	0.25	
				Full range			0.35	-
			I _{OL} = 20 mA	25°C		0.35	0.39	
			IOT = 50 IIIX	Full range			0.45	
V _{OL}	Low-level output voltage	V _{IC} = 2.5 V	I _{OL} = 35 mA	25°C		0.43	0.55	V
			10L = 33 IIIX	Full range			0.7	
				25°C		0.48	0.63	
		I _{OL} = 50 mA		-40°C to 85°C			0.7	
		Sourcing	Sourcing			100		mA
os	Short-circuit output current	Sinking		25°C		100		
		V _{OH} = 1.5 V from positive rail		25°C		57		<u> </u>
lo	Output current	V _{OL} = 0.5 V from nega	25°C		55		mA	

[†] Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted) (continued)

PARAMETER		TEST CON	DITIONS	T _A †	MIN	TYP	MAX	UNIT
	Large-signal differential voltage	N 0.V	D 4010	25°C	100	120		
A _{VD}	amplification	V _{O(PP)} = 3 V,	$R_L = 10 \ k\Omega$	Full range	100			dB
r _{i(d)}	Differential input resistance			25°C		1000		GΩ
C _{IC}	Common-mode input capacitance	f = 10 kHz		25°C		22.9		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		0.25		Ω
			R _S = 50 Ω	25°C	80	95		-10
CMRR	Common-mode rejection ratio	V _{IC} = 1 to 3 V,		Full range	80			dB
1.	Supply voltage rejection ratio	V _{DD} = 4.5 V to 16 V,	$V_{IC} = V_{DD}/2,$	25°C	80	100		٩Ŀ
k _{SVR}	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	80			dB
I	Supply surrent (per channel)		No load	25°C		1.9	2.5	mA
IDD	Supply current (per channel)	V _O = 2.5 V,	NO IOAU	Full range			3.5	ША
	Supply current in shutdown			25°C		125	200	
IDD(SHDN)	mode (per channel) (TLC070, TLC073, TLC075)	<u>SHDN</u> ≤ 0.8 V		Full range			250	μA

⁺ Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS219F – JUNE 1999 – REVISED DECEMBER 2011

operating characteristics at specified free-air temp	perature, V _{DD} = 5 V (unless otherwise noted)
--	--

•	•	-						-	
	PARAMETER	TEST CONDI	TIONS	Τ _Α †	MIN	ТҮР	MAX	UNIT	
SR+	Positive slew rate at unity gain	V _{O(PP)} = 0.8 V,	C _L = 50 pF,	25°C	10	16		V/µs	
Sn+	Fositive siew rate at unity gain	$R_L = 10 k\Omega$		Full range	9.5			v/µs	
SR-	R- Negative slew rate at unity gain	V _{O(PP)} = 0.8 V,	C _L = 50 pF,	25°C	12.5	19		V/µs	
	Negative siew rate at unity gain	$R_L = 10 k\Omega$		Full range	10			ν /μ3	
Vn	Equivalent input noise voltage	f = 100 Hz		25°C		12		nV/√Hz	
۷n	Equivalent input hoise voltage	f = 1 kHz		25°C		7		110/11/2	
In	Equivalent input noise current	f = 1 kHz		25°C		0.6		fA/√Hz	
		V _{O(PP)} = 3 V,	$A_V = 1$			0.002%			
THD + N	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$ and 250 Ω ,	A _V = 10	25°C		0.012%			
		f = 1 kHz	A _V = 100			0.085%			
t _(on)	Amplifier turn-on time [‡]			25°C		0.15		μs	
t _(off)	Amplifier turn-off time [‡]	$R_L = 10 k\Omega$		25°C		1.3		μs	
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \ k\Omega$	25°C		10		MHz	
		$V_{(STEP)PP} = 1 V,$ $A_V = -1,$	0.1%			0.18		μs	
t _s	Settling time	C _L = 10 pF, R _L = 10 kΩ	0.01%	25°C		0.39			
۲S		$V_{(STEP)PP} = 1 V,$ $A_V = -1,$	0.1%	23 0		0.18			
		$C_L = 47 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			0.39			
		$R_L = 10 \text{ k}\Omega$,	$C_L = 50 \text{ pF}$	05%0		32°			
φm	Phase margin	$R_L = 10 \text{ k}\Omega$,	C _L = 0 pF	25°C		40°			
	Osia mania	$R_L = 10 \text{ k}\Omega$,	C _L = 50 pF	0500		2.2		40	
	Gain margin	R _L = 10 kΩ,	C _L = 0 pF	25°C		3.3		dB	

[†] Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

[‡] Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.



TLC070, TLC071, TLC072, TLC073, TLC074, TLC075, TLC07xA FAMILY OF WIDE-BANDWIDTH HIGH-OUTPUT-DRIVE SINGLE SUPPLY **OPERATIONAL AMPLIFIERS** SLOS219F – JUNE 1999 – REVISED DECEMBER 2011

electrical characteristics at specified free-air temperature, V_{DD} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	T _A †	MIN	ТҮР	MAX	UNIT		
			TLC070/1/2/3,	25°C		390	1900			
		V _{DD} = 12 V	TLC074/5	Full range			3000	.,		
V _{IO}	Input offset voltage	$V_{\text{IC}} = 6 \text{ V},$	TLC070/1/2/3A,	25°C		390	1400	μV		
		V _O = 6 V,	TLC074/5A	Full range			2000			
αVIO	Temperature coefficient of input offset voltage	R _S = 50 Ω				1.2		μV/°C		
				25°C		0.7	50			
l _{io}	Input offset current	V 10.V	TLC07xC				100	pА		
		$V_{DD} = 12 V$ $V_{IC} = 6 V$,	TLC07xl	Full range			700	-		
		V _O = 6 V,		25°C		1.5	50			
I _{IB}	Input bias current	R _S = 50 Ω	TLC07xC				100	pА		
			TLC07xl	Full range			700			
v	Common mode input veltage	D 50.0		25°C	0.5 to 11.2			V		
V _{ICR}	Common-mode input voltage	R _S = 50 Ω		Full range	0.5 to 11.2			V		
			1 1 - 1	25°C	11.1	11.2				
			I _{OH} = – 1 mA	Full range	11					
			L 00 mA	25°C	10.8	10.9				
			I _{OH} = – 20 mA	Full range	10.7					
V _{OH}	High-level output voltage	$V_{IC} = 6 V$	1 05 mA	25°C	10.6	10.7		V		
			I _{OH} = -35 mA	Full range	10.3					
				1		25°C	10.4	10.5		
			I _{OH} = – 50 mA	-40°C to 85°C	10.3					
			I _{OL} = 1 mA	25°C		0.17	0.25			
				Full range			0.35			
			I _{OL} = 20 mA	25°C		0.35	0.45			
			10L - 20 MA	Full range			0.5			
V _{OL}	Low-level output voltage	V _{IC} = 6 V	I _{OL} = 35 mA	25°C		0.4	0.52	V		
			10L - 03 IIIA	Full range			0.6			
				25°C		0.45	0.6]		
			I _{OL} = 50 mA	-40°C to 85°C			0.65			
		Sourcing		25°C		150				
os	Short-circuit output current	Sinking		25°C		150		mA		
		V _{OH} = 1.5 V from posit	ive rail	25°C		57				
lo	Output current	V _{OL} = 0.5 V from nega	tive rail	25°C		55		mA		

⁺ Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

electrical characteristics at specified free-air temperature, V_{DD} = 12 V (unless otherwise noted) (continued)

	PARAMETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	UNIT
•	Large-signal differential voltage	N 0.V	D 1010	25°C	120	140		- UL
A _{VD}	amplification	V _{O(PP)} = 8 V,	$R_L = 10 k\Omega$	Full range	120			dB
r _{i(d)}	Differential input resistance			25°C		1000		GΩ
C _{IC}	Common-mode input capacitance	f = 10 kHz		25°C		21.6		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		0.25		Ω
OMDD			D 50 0	25°C	80	100		-10
CMRR	Common-mode rejection ratio	V _{IC} = 1 to 10 V,	R _S = 50 Ω	Full range	80			dB
1.	Supply voltage rejection ratio	V _{DD} = 4.5 V to 16 V,	$V_{IC} = V_{DD}/2,$	25°C	80	100		ЧР
k _{SVR}	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	80			dB
	Supply surrent (nor shannel)		No load	25°C		2.1	2.9	mA
DD	Supply current (per channel)	V _O = 7.5 V,	NO IOAU	Full range			3.5	ША
	Supply current in shutdown mode (TLC070, TLC073,	<u>SHDN</u> < 0.8 V		25°C		125	200	A
IDD(SHDN)	TLC075) (per channel)	אוטח∂ ⊻ 0.8 V		Full range			250	μA

[†] Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

operating characteristics at specified free-air temperature, V_{DD} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	T _A †	MIN	ТҮР	MAX	UNIT
SR+	Desitive eleverate et unity asia	V _{O(PP)} = 2 V,	C _L = 50 pF,	25°C	10	16		
5K+	Positive slew rate at unity gain	$R_L = 10 k\Omega$		Full range	9.5			V/µs
SR-	Negative slew rate at unity gain	V _{O(PP)} = 2 V,	C _L = 50 pF,	25°C	12.5	19		V/μs
on-	Negative siew rate at unity gain	$R_L = 10 k\Omega$		Full range	10			v/µs
V	Equivalent input noise voltage	f = 100 Hz		25°C		12		nV/√Hz
Vn	Equivalent input hoise voltage	f = 1 kHz		25°C		7		110/112
I _n	Equivalent input noise current	f = 1 kHz		25°C		0.6		fA/√Hz
		V _{O(PP)} = 8 V,	A _V = 1			0.002%		
THD + N	Total harmonic distortion plus noise	$R_L = 10 \text{ k}\Omega$ and 250 Ω ,	A _V = 10	25°C	0.005%			
		f = 1 kHz	A _V = 100			0.022%		
t _(on)	Amplifier turn-on time [‡]			25°C		0.47		μs
t _(off)	Amplifier turn-off time [‡]	R _L = 10 kΩ		25°C		2.5		μs
	Gain-bandwidth product	f = 10 kHz,	$R_L = 10 \ k\Omega$	25°C		10		MHz
		$V_{(STEP)PP} = 1 V,$ $A_V = -1,$	0.1%			0.17		
t _s	Settling time	C _L = 10 pF, R _L = 10 kΩ	0.01%	25°C		0.22		μŝ
LS		$V_{(STEP)PP} = 1 V,$ $A_V = -1,$	0.1%	23 0		0.17		μσ
		$C_L = 47 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0.01%			0.29		
*	Dhoop morein	$R_L = 10 \text{ k}\Omega$,	C _L = 50 pF	05%0		37 °		
φm	Phase margin	R _L = 10 kΩ,	C _L = 0 pF	25°C		42°		
	0.1	R _L = 10 kΩ,	C _L = 50 pF	0500		3.1		JD
	Gain margin	R _I = 10 kΩ,	C _L = 0 pF	25°C		4		dB

[†] Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

[‡] Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
I _{IO}	Input offset current	vs Free-air temperature	3, 4
I _{IB}	Input bias current	vs Free-air temperature	3, 4
V _{OH}	High-level output voltage	vs High-level output current	5, 7
V _{OL}	Low-level output voltage	vs Low-level output current	6, 8
Zo	Output impedance	vs Frequency	9
I _{DD}	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
CMRR	Common-mode rejection ratio	vs Frequency	12
V _n	Equivalent input noise voltage	vs Frequency	13
V _{O(PP)}	Peak-to-peak output voltage	vs Frequency	14, 15
	Crosstalk	vs Frequency	16
	Differential voltage gain	vs Frequency	17, 18
	Phase	vs Frequency	17, 18
φm	Phase margin	vs Load capacitance	19, 20
	Gain margin	vs Load capacitance	21, 22
	Gain-bandwidth product	vs Supply voltage	23
SR	Slew rate	vs Supply voltage vs Free-air temperature	24 25, 26
		vs Frequency	27, 28
THD + N	Total harmonic distortion plus noise	vs Peak-to-peak output voltage	29, 30
	Large-signal follower pulse response		31, 32
	Small-signal follower pulse response		33
	Large-signal inverting pulse response		34, 35
	Small-signal inverting pulse response		36
	Shutdown forward isolation	vs Frequency	37, 38
	Shutdown reverse isolation	vs Frequency	39, 40
		vs Supply voltage	41
	Shutdown supply current	vs Free-air temperature	42
	Shutdown pulse		43, 44




SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

TYPICAL CHARACTERISTICS




SLOS219F – JUNE 1999 – REVISED DECEMBER 2011






SLOS219F - JUNE 1999 - REVISED DECEMBER 2011



SLOS219F – JUNE 1999 – REVISED DECEMBER 2011






SLOS219F - JUNE 1999 - REVISED DECEMBER 2011


LARGE SIGNAL INVERTING LARGE SIGNAL INVERTING SMALL SIGNAL INVERTING **PULSE RESPONSE PULSE RESPONSE PULSE RESPONSE** V_I (2 V/div) V₁ (5 V/div) V_I (100 mV/div) V_O - Output Voltage - V # V _O - Output Voltage - V V _O - Output Voltage - V 1 V_{DD} = 5 & 12 V R_L = 600 Ω and 10 $k\Omega$ $V_{DD} = 5 V$ V_{DD} = 12 V C_L = 8 pF $R_L = 600 \ \Omega$ $R_L = 600 \Omega$ $T_A = 25^{\circ}C$ and 10 $k\Omega$ and 10 k Ω C_L = 8 pF C_L = 8 pF $T_A = 25^{\circ}C$ T_A = 25°C V_O (50 mV/Div V_O (500 mV/Div) V_O (2 V/Div) 0.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8 2 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1 0 t – Time – μs t - Time - µs t – Time – μs Figure 34 Figure 35 Figure 36 SHUTDOWN FORWARD SHUTDOWN FORWARD SHUTDOWN REVERSE ISOLATION ISOLATION ISOLATION vs vs vs FREQUENCY FREQUENCY FREQUENCY 140 140 140 V_{DD} = 5 V V_{DD} = 5 V $V_{DD} = 12 V$ C_L= 0 pF Sutdown Forward Isolation - dB 뜅 C_L= 0 pF -аВ 120 120 CL= 0 pF 120 $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ Sutdown Forward Isolation V_{I(PP)} = 0.1, 2.5, and 5 V V_{I(PP)} = 0.1, 2.5, and 5 V Sutdown Reverse Isolation V_{I(PP)} = 0.1, 8, and 12 V 111100 11111 100 100 100 RL 600 Q 80 80 80 = 600 Ω R R = 600 Ω 60 60 R = 10 kΩ 60 = 10 kΩ $R_L = 10 \ k\Omega$ R_L 40 40 40 20 20 20 100 1k 10k 10k 100k 1M f - Frequency - Hz 10M 100M 100 1k 10k 100k 1M f - Frequency - Hz 10M 100M 100 1k 10k 10k 100k 1M f - Frequency - Hz 10M 100M Figure 37 Figure 38 Figure 39 SHUTDOWN REVERSE SHUTDOWN SUPPLY CURRENT SHUTDOWN SUPPLY CURRENT ISOLATION vs vs vs SUPPLY VOLTAGE **FREE-AIR TEMPERATURE** FREQUENCY 140 DD(SHDN) - Shutdown Supply Current - µ A 136 DD(SHDN) - Shutdown Supply Current - µ A 180 $A_V = 1$ $V_{IN} = V_{DD/2}$ V_{DD} = 12 V Shutdown On 134 R_L = open V_{IN} = V_{DD/2} C_L= 0 pF 뜅 120 160 $T_A = 25^{\circ}C$ 132 Sutdown Reverse Isolation V_{I(PP)} = 0.1, 8, and 12 V 140 100 130 V_{DD} = 12 V 128 80 600 Ω 120 126 V_{DD} = 5 V 60 124 100 R_L = 10 kΩ 122 40 80 120 20 118 60 9 10 11 12 13 14 15 16 -55 10k 100k IV f - Frequency - Hz 4 5 6 7 8 -25 5 35 65 95 125 100 10M 100M 1 k V_{DD} - Supply Voltage - V T_A - Free-Air Temperature - °C Figure 40 Figure 41 Figure 42

SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

TYPICAL CHARACTERISTICS




PARAMETER MEASUREMENT INFORMATION





input offset voltage null circuit

The TLC070 and TLC071 has an input offset nulling function. Refer to Figure 46 for the diagram.



NOTE A: R1 = 5.6 k Ω for offset voltage adjustment of ±10 mV. R1 = 20 k Ω for offset voltage adjustment of ±3 mV.

Figure 46. Input Offset Voltage Null Circuit



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 47. A minimum value of 20 Ω should work well for most applications.




Figure 47. Driving a Capacitive Load

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 48. Output Offset Voltage Model



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION

high speed CMOS input amplifiers

The TLC07x is a family of high-speed low-noise CMOS input operational amplifiers that has an input capacitance of the order of 20 pF. Any resistor used in the feedback path adds a pole in the transfer function equivalent to the input capacitance multiplied by the combination of source resistance and feedback resistance. For example, a gain of –10, a source resistance of 1 k Ω , and a feedback resistance of 10 k Ω add an additional pole at approximately 8 MHz. This is more apparent with CMOS amplifiers than bipolar amplifiers due to their greater input capacitance.

This is of little consequence on slower CMOS amplifiers, as this pole normally occurs at frequencies above their unity-gain bandwidth. However, the TLC07x with its 10-MHz bandwidth means that this pole normally occurs at frequencies where there is on the order of 5 dB gain left and the phase shift adds considerably.

The effect of this pole is the strongest with large feedback resistances at small closed loop gains. As the feedback resistance is increased, the gain peaking increases at a lower frequency and the 180° phase shift crossover point also moves down in frequency, decreasing the phase margin.

For the TLC07x, the maximum feedback resistor recommended is 5 k Ω ; larger resistances can be used but a capacitor in parallel with the feedback resistor is recommended to counter the effects of the input capacitance pole.

The TLC073 with a 1-V step response has an 80% overshoot with a natural frequency of 3.5 MHz when configured as a unity gain buffer and with a $10-k\Omega$ feedback resistor. By adding a 10-pF capacitor in parallel with the feedback resistor, the overshoot is reduced to 40% and eliminates the natural frequency, resulting in a much faster settling time (see Figure 49). The 10-pF capacitor was chosen for convenience only.

Load capacitance had little effect on these measurements due to the excellent output drive capability of the TLC07x.




Figure 49. 1-V Step Response



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 50).




Figure 50. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 51. 2-Pole Low-Pass Sallen-Key Filter



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION

shutdown function

Three members of the TLC07x family (TLC070/3/5) have a shutdown terminal (SHDN) for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 125 μ A/channel, the amplifier is disabled, and the outputs are placed in a high-impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to the voltage on the GND terminal of the device. Therefore, when operating the device with split supply voltages (e.g. ±2.5 V), the shutdown terminal needs to be pulled to V_{DD}- (not system ground) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figures 43 and 44. The amplifier is powered with a single 5-V supply and is configured as noninverting with a gain of 5. The amplifier turn-on and turn-off times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and quad are listed in the data tables.

Figures 37, 38, 39, and 40 show the amplifier's forward and reverse isolation in shutdown. The operational amplifier is configured as a voltage follower ($A_V = 1$). The isolation performance is plotted across frequency using 0.1 V_{PP}, 2.5 V_{PP}, and 5 V_{PP} input signals at ±2.5 V supplies and 0.1 V_{PP}, 8 V_{PP}, and 12 V_{PP} input signals at ±6 V supplies.

circuit layout considerations

To achieve the levels of high performance of the TLC07x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION


general PowerPAD design considerations

The TLC07x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 52(a) and Figure 52(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 52(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

Soldering the PowerPAD to the PCB is always required, even with applications that have low-power dissipation. This provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 52. Views of Thermally-Enhanced DGN Package



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

general PowerPAD design considerations (continued)

- 1. The thermal pad must be connected to the same voltage potential as the GND pin.
- 2. Prepare the PCB with a top side etch pattern as illustrated in the thermal land pattern mechanical drawing at the end of this document. There should be etch for the leads as well as etch for the thermal pad.
- 3. Place five holes (single and dual) or nine holes (quad) in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 4. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLC07x IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 5. Connect all holes to the internal ground plane that is the same potential as the device GND pin.
- 6. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLC07x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 7. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 8. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 9. With these preparatory steps in place, the TLC07x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given θ_{JA} , the maximum power dissipation is shown in Figure 54 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{M}\mathsf{A}\mathsf{X}}^{-\mathsf{T}}\mathsf{A}}{\theta_{\mathsf{J}\mathsf{A}}}\right)$$

Where:

 P_D = Maximum power dissipation of TLC07x IC (watts) T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

 θ_{JC} = Thermal coefficient from junction to case


 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION

general PowerPAD design considerations (continued)



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 53. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual or quad amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.



SLOS219F - JUNE 1999 - REVISED DECEMBER 2011

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*TM, the model generation software used with Microsim *PSpice*TM. The Boyle macromodel (see Note 1) and subcircuit in Figure 55 are generated using the TLC07x typical electrical and operating characteristics at $T_A = 25^{\circ}$ C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification


- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

PSpice and Parts are trademarks of MicroSim Corporation.



NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits,* SC-9, 353 (1974).

SLOS219F - JUNE 1999 - REVISED DECEMBER 2011









PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC070AIP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLC070AI	Samples
TLC070CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C070C	Samples
TLC070CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C070C	Samples
TLC070IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C070I	Samples
TLC070IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLC070I	Samples
TLC071AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C071AI	Samples
TLC071AIP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLC071AI	Samples
TLC071CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C071C	Samples
TLC071CDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C071C	Samples
TLC071CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACU	Samples
TLC071CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACU	Samples
TLC071CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C071C	Samples
TLC071CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC071C	Samples
TLC071ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C071I	Samples
TLC071IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACV	Samples
TLC071IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACV	Samples
TLC071IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C071I	Samples
TLC071IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLC071I	Samples
TLC072AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C072AI	Samples
TLC072AIDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C072AI	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC072AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C072AI	Samples
TLC072AIP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	C072AI	Samples
TLC072CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C072C	Samples
TLC072CDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C072C	Samples
TLC072CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ADV	Samples
TLC072CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ADV	Samples
TLC072CDGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ADV	Samples
TLC072CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C072C	Samples
TLC072CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C072C	Samples
TLC072CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	C072C	Samples
TLC072ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C072I	Samples
TLC072IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ADW	Samples
TLC072IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ADW	Samples
TLC072IDGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ADW	Samples
TLC072IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C072I	Samples
TLC072IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	C072I	Samples
TLC073AID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CO73AI	Samples
TLC073CDGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ADX	Samples
TLC073CDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	C073C	Samples
TLC073IDGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ADY	Samples
TLC073IDGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ADY	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC073IN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	C073I	Samples
TLC074AID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC074AI	Samples
TLC074AIDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC074AI	Samples
TLC074AIN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLC074AI	Samples
TLC074CD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC074C	Samples
TLC074CDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC074C	Samples
TLC074CN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLC074C	Samples
TLC074CPWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TLC074C	Samples
TLC074CPWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TLC074C	Samples
TLC074ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC074I	Samples
TLC074IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC074I	Samples
TLC074IN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLC074I	Samples
TLC074IPWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLC074I	Samples
TLC075AID	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC075AI	Samples
TLC075AIN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLC075AI	Samples
TLC075AIPWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLC075AI	Samples
TLC075CPWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TLC075C	Samples
TLC075IPWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLC075I	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC072 :

Automotive : TLC072-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC070CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC070IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC071CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLC071CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC071IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLC071IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC072AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC072CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLC072CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC072IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLC072IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC073CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC073IDGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLC074AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC074CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLC074CPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



16-Jan-2023

Device	•	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC074IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

16-Jan-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC070CDR	SOIC	D	8	2500	340.5	336.1	25.0
TLC070IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLC071CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TLC071CDR	SOIC	D	8	2500	340.5	336.1	25.0
TLC071IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TLC071IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLC072AIDR	SOIC	D	8	2500	340.5	336.1	25.0
TLC072CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TLC072CDR	SOIC	D	8	2500	340.5	336.1	25.0
TLC072IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TLC072IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLC073CDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC073IDGQR	HVSSOP	DGQ	10	2500	358.0	335.0	35.0
TLC074AIDR	SOIC	D	14	2500	350.0	350.0	43.0
TLC074CDR	SOIC	D	14	2500	340.5	336.1	32.0
TLC074CPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TLC074IDR	SOIC	D	14	2500	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

TUBE



- B - Alignment groove width

*All dimensions are nomina	
----------------------------	--

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC070AIP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC070CD	D	SOIC	8	75	507	8	3940	4.32
TLC070CD	D	SOIC	8	75	505.46	6.76	3810	4
TLC070IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC071AID	D	SOIC	8	75	507	8	3940	4.32
TLC071AID	D	SOIC	8	75	505.46	6.76	3810	4
TLC071AIP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC071CD	D	SOIC	8	75	507	8	3940	4.32
TLC071CD	D	SOIC	8	75	505.46	6.76	3810	4
TLC071CDG4	D	SOIC	8	75	507	8	3940	4.32
TLC071CDG4	D	SOIC	8	75	505.46	6.76	3810	4
TLC071CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC071ID	D	SOIC	8	75	505.46	6.76	3810	4
TLC071ID	D	SOIC	8	75	507	8	3940	4.32
TLC071IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC072AID	D	SOIC	8	75	505.46	6.76	3810	4
TLC072AID	D	SOIC	8	75	507	8	3940	4.32
TLC072AIDG4	D	SOIC	8	75	507	8	3940	4.32
TLC072AIDG4	D	SOIC	8	75	505.46	6.76	3810	4
TLC072AIP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC072CD	D	SOIC	8	75	505.46	6.76	3810	4
TLC072CD	D	SOIC	8	75	507	8	3940	4.32
TLC072CDG4	D	SOIC	8	75	505.46	6.76	3810	4
TLC072CDG4	D	SOIC	8	75	507	8	3940	4.32
TLC072CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC072ID	D	SOIC	8	75	507	8	3940	4.32
TLC072ID	D	SOIC	8	75	505.46	6.76	3810	4
TLC072IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLC073AID	D	SOIC	14	50	505.46	6.76	3810	4

PACKAGE MATERIALS INFORMATION



www.ti.com

16-Jan-2023

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLC073IN	N	PDIP	14	25	506	13.97	11230	4.32
TLC074AID	D	SOIC	14	50	505.46	6.76	3810	4
TLC074AIN	N	PDIP	14	25	506	13.97	11230	4.32
TLC074CD	D	SOIC	14	50	505.46	6.76	3810	4
TLC074CD	D	SOIC	14	50	507	8	3940	4.32
TLC074CN	N	PDIP	14	25	506	13.97	11230	4.32
TLC074CPWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TLC074ID	D	SOIC	14	50	505.46	6.76	3810	4
TLC074IN	N	PDIP	14	25	506	13.97	11230	4.32
TLC074IPWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TLC075AID	D	SOIC	16	40	505.46	6.76	3810	4
TLC075AIN	N	PDIP	16	25	506	13.97	11230	4.32
TLC075AIPWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TLC075CPWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TLC075IPWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5


DGQ 10

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

PowerPAD[™] HVSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




DGQ0010D



PACKAGE OUTLINE

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.




DGQ0010D

EXAMPLE BOARD LAYOUT

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




DGQ0010D

EXAMPLE STENCIL DESIGN

PowerPAD[™] - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

DGN 8

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

DGN0008D

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGN0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGN0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



PWP (R-PDSO-G20)

PowerPAD[™] PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PowerPAD[™] SMALL PLASTIC OUTLINE PWP (R-PDSO-G20)

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated