





TMAG5115 SBASAJ1A - DECEMBER 2022 - REVISED FEBRUARY 2023

TMAG5115 High-Speed, Low Jitter, Hall-Effect Latch

1 Features

- High-speed digital bipolar-latch Hall sensor
 - Low propagation delay: 5 µs
 - Low jitter: 5 µs
 - Bandwidth (BW): 60-kHz
- Supports a wide voltage range:
 - 2.5 V to 26 V
 - No external regulator required
- Fast power-on time: 62.5 µs
- High precision thresholds:
 - ±3 mT with ±1 mT maximum variation
 - ±1 mT with ±0.7 mT maximum variation
- Protection features:
 - Output short-circuit protection
 - Output current limitation
 - Overtemperature protection
- Open-drain output (15-mA sink)
- Wide operating temperature range:
 - –40°C to 125°C
- Small package and footprint:
 - Surface mount 3-pin SOT-23
 - 2.92 mm × 1.30 mm

2 Applications

- Cordless power tools
- Vacuum robot
- Computer fan
- Valve and solenoid status
- Industrial brushless DC motors

OUT B_{hys} B (mT) $\mathsf{B}^{\mathsf{I}}_{\mathsf{RP}}$ BOP BOF (North) (South) **Output State**

3 Description

The TMAG5115 device is a high performance Halleffect latch sensor with fast propagation delay and low jitter. The device also has high sensitivity stability over temperature and offers integrated protection features designed for applications that require high RPM. The combination of low jitter and low propagation delay can help increase power efficiency and reduce parasitic system-level noise.


The device has an open-drain output stage with 15-mA current sink capability. The TMAG5115 wide operating voltage range of 2.5 V to 26 V is designed for a wide range of industrial and commercial applications. Internal protection functions are provided for output short-circuit, overcurrent, and overtemperature conditions.

The TMAG5115 is available in the industry standard SOT-23 package.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMAG5115	SOT-23 (3)	2.92 mm × 1.30 mm

For all available packages, see the package option addendum at the end of the data sheet.



Simplified Application



Table of Contents

1 Features	1	8.3 Feature Description	9
2 Applications		8.4 Device Functional Modes	
3 Description		9 Application and Implementation	15
4 Revision History		9.1 Application Information	15
5 Device Comparison	3	9.2 Typical Applications	
6 Pin Configuration and Functions		9.3 Power Supply Recommendations	
7 Specifications		9.4 Layout	18
7.1 Absolute Maximum Ratings	4	10 Device and Documentation Support	
7.2 ESD Ratings	4	10.1 Device Support	19
7.3 Recommended Operating Conditions	4	10.2 Receiving Notification of Documentation Upda	tes19
7.4 Thermal Information	4	10.3 Support Resources	19
7.5 Electrical Characteristics	<mark>5</mark>	10.4 Trademarks	19
7.6 Magnetic Characteristics	<mark>5</mark>	10.5 Electrostatic Discharge Caution	19
7.7 Typical Characteristics		10.6 Glossary	19
8 Detailed Description	<mark>8</mark>	11 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	19
8.2 Functional Block Diagram	8		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision * (December 2022) to Revision A (February 2023)	Page
•	Added TMAG5115A threshold to Features section	1
•	Added Device Comparison table	3
•	Added TMAG5115A magnetic specifications	<mark>5</mark>
	Added typical characteristic curves for TMAG5115A	



5 Device Comparison

Table 5-1. Device Comparison

VERSION	TYPICAL THRESHOLD	TYPICAL HYSTERESIS	MAGNETIC RESPONSE	OUTPUT TYPE	SENSOR ORIENTATION	BANDWIDTH	PACKAGES AVAILABLE
TMAG5115A1C	3 mT	6 mT	Active Low	Open-drain	Z	60 kHz	SOT-23
TMAG5115B1C	1.8 mT	0.6 mT	Active Low	Open-drain	Z	60 kHz	SOT-23

6 Pin Configuration and Functions

For additional configuration information, see the *Mechanical, Packaging, and Orderable Information* section.




Figure 6-1. DBZ Package 3-Pin SOT-23 Top View

Table 6-1. Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.	IIFE		
GND 3 GND		GND	Ground pin	
OUT 2 O		0	Hall sensor open-drain output. Requires a resistor pullup, typically 10 kΩ.	
V _{CC}	V _{CC} 1 P		Supply pin. 2.5 V to 26 V. TI recommends to use a minimum 0.01-µF capacitor.	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Power supply voltage	-0.3	30	V
I _{SINK}	Output sink current		30	mA
Magnetic flux density, B _{MAX}		Unlimited	Unlimited	Т
Junction temperature, T _J		-65	150	°C
Storage temperature, T _{stg}		-65	150	°C

¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), ANSI/ESDA/ JEDEC JS-002 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Power supply voltage ⁽¹⁾	2.5	26	V
Vo	Output pin voltage	0	26	V
I _{SINK}	Output pin current sink	0	15	mA
T _A	Ambient temperature	-40	125	°C

⁽¹⁾ Operating outside the TMAG5115 Recommended Supply and Temperature Curve can cause the device to enter a thermal shutdown state.

7.4 Thermal Information

		TMAG5115	
	THERMAL METRIC(1)	DBZ (SOT-23)	UNIT
		3 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	208.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	102.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	40.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TMAG5115



7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLY					
I _{CC}	Operating supply current	V _{CC} = 2.5 V to 26 V T _A = -40°C to 125°C		6	8	mA
t _{ON}	Power-on time			62.5		μs
Pos	Power-on state	$V_{CC} > V_{CCmin}$ t < t_{ON}		High		
OUTPUT	г				<u> </u>	
V _{OL}	Low-level output voltage	I _{OL} = 5 mA	0		0.7	V
I _{OH}	Output leakage current	V _{CC} = 2.5 V to 26 V		0.1	1	μΑ
I _{SC}	Output short-circuit current protection		15	25	80	mA
t _R	Output rise time	$R_L = 10 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $V_{CC} = 12 \text{ V}$		2		μs
t _F	Output fall time	$R_L = 10 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $V_{CC} = 12 \text{ V}$		2		μs
t _{PD}	Propagation delay time			5	6	μs
Jitter	Output jitter window	1-kHz triangle magnetic wave with peak value at ±8 mT		5		μs
Jitter	Output jitter window	1-kHz square magnetic wave with peak value at ±8 mT		0.2		μs
Noise _{pp}	Internal Noise			125	200	μΤ
T _{SHUT}	Junction temperature shutdown threshold		156	168	180	°C
T _{REC}	Junction temperature recovery threshold		131	143	155	°C
FREQUE	ENCY RESPONSE				<u> </u>	
f _{CHOP}	Chopping frequency	TMAG5115xx		1000		kHz
f _{BW}	Signal bandwidth	TMAG5115xx		60		kHz


7.6 Magnetic Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TMAG	5115A		•			
B _{OP}	Magnetic field operating point		0.2	1	1.7	mT
B _{RP}	Magnetic field release point	V _{CC} = 2.5 V to 26 V	-1.7	-1	-0.2	mT
B _{HYS}	Magnetic hysteresis B _{OP} - B _{RP}		0.4	2	3.4	mT
TMAG	5115B				,	
B _{OP}	Magnetic field operating point		2	3	4	mT
B _{RP}	Magnetic field release point	V _{CC} = 2.5 V to 26 V	-4	-3	-2	mT
B _{HYS}	Magnetic hysteresis B _{OP} - B _{RP}		4	6	8	mT




7.7 Typical Characteristics





7.7 Typical Characteristics (continued)



8 Detailed Description


8.1 Overview

The TMAG5115 is a chopper-stabilized Hall sensor with a digital latched output for magnetic sensing applications. The TMAG5115 device can be powered with a supply voltage between 2.5 V and 26 V. The field polarity is defined as follows: a south pole near the marked side of the package is a positive magnetic field, and a north pole near the marked side of the package is a negative magnetic field.

The output state is dependent on the magnetic field perpendicular to the package. A south pole near the marked side of the package causes the output to pull low (operate point, B_{OP}), and a north pole near the marked side of the package causes the output to release (release point, B_{RP}). Hysteresis is included in between the operate point and the release point therefore magnetic-field noise does not accidentally trip the output.

An external pullup resistor is required on the OUT pin. The OUT pin can be pulled up to V_{CC} or to a different voltage supply to allow for easier interfacing with controller circuits.

8.2 Functional Block Diagram




Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Field Direction Definition

Figure 8-1 shows the positive magnetic field defined as a south pole near the marked side of the package and the negative magnetic field defined as a north pole near the marked side of the package.



N = North pole, S = South pole

Figure 8-1. Field Direction Definition

8.3.2 Device Output

If the device is powered on with a magnetic field strength between B_{RP} and B_{OP} , then the device output is indeterminate and can either be Hi-Z or low. If the field strength is greater than B_{OP} , then the output is pulled low. If the field strength is less than B_{RP} , then the output is released.




Figure 8-2. TMAG5115 $B_{OP} > 0$

8.3.3 Power-On Time

After applying V_{CC} to the TMAG5115, t_{on} must elapse before the OUT pin is valid. During the power-up sequence, the output is Hi-Z. A pulse as shown in Figure 8-3 and Figure 8-4 occurs at the end of t_{on} . This pulse can allow the host processor to determine when the TMAG5115 output is valid after start-up. In Case 1 (Figure 8-3) and Case 2 (Figure 8-4), the output is defined assuming a constant magnetic field B > B_{OP} and B < B_{RP}.




Figure 8-3. Case 1: Power On When B > B_{OP}




Figure 8-4. Case 2: Power On When B < B_{RP}

If the device is powered on with the magnetic field strength $B_{RP} < B < B_{OP}$, then the device output is indeterminate and can either be Hi-Z or pulled low. During the power-up sequence, the output is held Hi-Z until t_{on} has elapsed. At the end of t_{on} , a pulse is given on the OUT pin to indicate that t_{on} has elapsed. After t_{on} , if the magnetic field changes such that $B_{OP} < B$, the output is released. Case 3 (Figure 8-5) and Case 4 (Figure 8-6) show examples of this behavior.




Figure 8-5. Case 3: Power On When $B_{RP} < B < B_{OP}$, Followed by $B > B_{OP}$




Figure 8-6. Case 4: Power On When $B_{RP} < B < B_{OP}$, Followed by $B < B_{RP}$



8.3.4 Output Stage

Figure 8-7 shows the TMAG5115 open-drain NMOS output structure, rated to sink up to 15 mA of current.

Note

 V_{ref} is not restricted to V_{CC} . The allowable voltage range of this pin is specified in the *Recommended Operating Conditions*.




Figure 8-7. NMOS Open-Drain Output

Select a value for C2 based on the system bandwidth specifications as shown in Equation 1.

$$2 \times f_{\text{BW}} \text{ (Hz)} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (1)

Most applications do not require this C2 filtering capacitor.

8.3.5 Protection Circuits

The TMAG5115 device is fully protected against overcurrent and overtemperature conditions. Table 8-1 lists a summary of the protection circuits.

FAULT	CONDITION	DEVICE	DESCRIPTION	RECOVERY
FET overload	I _{SINK} ≥ I _{SC}	Operating	Output current is clamped to I _{SC}	I _{SINK} < I _{SC}
Overtemperature	T _J ≥ 156°C	Operating	Device will shutdown until recovery temperature is reached	T _J ≤156°C

8.3.5.1 Short-Circuit Protection

An analog current-limit circuit limits the current through the FET. The driver current is clamped to I_{SC} . During this clamping, the $r_{DS(on)}$ of the output FET is increased from the nominal value.

8.3.5.2 Overtemperature Protection

The TMAG5115 features overtemperature protection to prevent damage to the device and system in the case of runaway thermal heating. If the output is short-circuited, there will be greater power dissipation through the device causing the junction temperature to rise. If the temperature rises to above the limits specified in the *Electrical Characteristics* table, the device will enter a thermal shutdown and the OUT pin will turn to High-Z regardless of the current magnetic field detected.

The TMAG5115 thermal shutdown can be differentiated from normal operation by viewing the supply current into the device. While in thermal shutdown, the supply current is lower than normal operation.




Figure 8-8. TMAG5115 Overtemperature Protection Diagram

The TMAG5115 can support a supply voltage of 2.5 V to 26 V. Higher temperature and supply conditions can increase the junction temperature of the device, however, which could exceed the thermal shutdown limit. This can cause a device shutdown. TI recommends to not exceed a temperature and supply combination shown in Figure 8-9.






Figure 8-9. TMAG5115 Recommended Supply and Temperature Curve

8.4 Device Functional Modes

The TMAG5115 is active only when V_{CC} is between 2.5 V and 26 V and T_J is less than 156°C.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMAG5115 is used in magnetic position sensing applications. The device features a high-speed architecture to facilitate more precise field measurement. With latching magnetic characteristics, the output is turned low or high respectively with a sufficiently strong south or north pole facing the package top side. When removing the magnetic field, the device keeps its previous state.

For reliable functionality, the magnet must apply a flux density at the sensor greater than the corresponding maximum B_{OP} or B_{RP} numbers specified in the *Magnetic Characteristics* table. Add additional margin to account for mechanical tolerance, temperature effects, and magnet variation.

9.2 Typical Applications

9.2.1 Standard Circuit




Figure 9-1. Typical Application Circuit

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 9-1 as the input parameters.

Table 9-1. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	V _{cc}	3.0 V to 3.6 V
System bandwidth	f_{BW}	10 kHz

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



9.2.1.2 Detailed Design Procedure

Table 9-2. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	V_{CC}	GND	A 0.01-μF (minimum) ceramic capacitor rated for V _{CC}
C2	OUT	GND	Optional: Place a ceramic capacitor to GND
R1	OUT	REF ⁽¹⁾	Requires a resistor pullup

⁽¹⁾ REF is not a pin on the TMAG5115 device, but a REF supply-voltage pullup is required for the OUT pin. The OUT pin may be pulled up to V_{CC}.

9.2.1.2.1 Configuration Example

In a 3.3-V system, 3.0 V \leq V_{ref} \leq 3.6 V. Use Equation 2 to calculate the allowable range for R1.

$$\frac{V_{ref} max}{30 mA} \le R1 \le \frac{V_{ref} min}{100 \mu A}$$
 (2)

For this design example, use Equation 3 to calculate the allowable range of R1.

$$\frac{3.4 \text{ V}}{30 \text{ mA}} \le \text{R1} \le \frac{3.2 \text{ V}}{100 \text{ }\mu\text{A}}$$
 (3)

Therefore:

$$120 \Omega \le R1 \le 30 \text{ k}\Omega \tag{4}$$

After finding the allowable range of R1 (Equation 4), select a value between 500 Ω and 32 k Ω for R1.

Assuming a system bandwidth of 10 kHz, use Equation 5 to calculate the value of C2.

$$2 \times f_{\text{BW}} \text{ (Hz)} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (5)

For this design example, use Equation 6 to calculate the value of C2.


$$2 \times 10 \text{ kHz} < \frac{1}{2\pi \times \text{R1} \times \text{C2}}$$
 (6)

An R1 value of 10 k Ω and a C2 value less than 820 pF satisfy the requirement for a 10-kHz system bandwidth.

A selection of R1 = 10 k Ω and C2 = 680 pF would cause a low-pass filter with a corner frequency of 23.4 kHz.



9.2.1.3 Application Curves



9.3 Power Supply Recommendations

The TMAG5115 device is designed to operate from an input voltage supply range between 2.5 V and 26 V. A recommended 0.1- μ F ceramic capacitor rated for V_{CC} must be placed as close to the TMAG5115 as possible. Larger values of the bypass capacitor may be required to attenuate any significant high-frequency ripple and noise components generated by the power source. TI recommends limiting the supply voltage variation to less than 50 mV_{PP}.

9.4 Layout

9.4.1 Layout Guidelines

The bypass capacitor should be placed near the TMAG5115 device for efficient power delivery with minimal inductance. The external pullup resistor should be placed near the microcontroller input to provide the most stable voltage at the input; alternatively, an integrated pullup resistor within the GPIO of the microcontroller can be used.

Generally, using PCB copper planes underneath the TMAG5115 device has no effect on magnetic flux and does not interfere with device performance. This is because copper is not a ferromagnetic material. However, if nearby system components contain iron or nickel, they may redirect magnetic flux in unpredictable ways.

9.4.2 Layout Example




Figure 9-5. TMAG5115 Layout Example

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



10 Device and Documentation Support

10.1 Device Support

10.1.1 Hall Sensor Location




Figure 10-1. Hall Sensor Location (Not to Scale)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated



www.ti.com 3-Mar-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMAG5115A1CQDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	15A1	Samples
TMAG5115B1CQDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	15B1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 3-Mar-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Mar-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMAG5115A1CQDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TMAG5115B1CQDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Mar-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMAG5115A1CQDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TMAG5115B1CQDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C





SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated