



TPS2105-EP

SLVSCH2-JULY 2014

TPS2105-EP V_{AUX} Power-Distribution Switch

Technical

Documents

Sample &

Buy

1 Features

- Dual-Input, Single-Output MOSFET Switch With No Reverse Current Flow (No Parasitic Diodes)
- IN1: 250-mΩ, 500-mA N-Channel; 18-µA Supply Current
- IN2: 1.3-mΩ, 100-mA P-Channel; 0.75-µA Supply Current (V_{AUX} Mode)
- Advanced Switch Control Logic
- CMOS and TTL Compatible Enable Input
- Controlled Rise, Fall, and Transition Times
- 2.7-V to 5.5-V Operating Range
- SOT-23-5 Package
- 2-kV Human Body Model, 750-V Charged Device Model, 200-V Machine-Model ESD Protection
- Supports Defense, Aerospace, and Medical Applications
 - Controlled Baseline
 - One Assembly and Test Site
 - One Fabrication Site
 - Available in Military (–55°C to 125°C) Temperature Range
 - Extended Product Life Cycle
 - Extended Product-Change Notification
 - Product Traceability

2 Applications

- Notebook and Desktop PCs
- Cell phone, Palmtops, and PDAs
- Battery Management

Tools &

Software

3 Description

The TPS2105 is a dual-input, single-output power switch designed to provide uninterrupted output voltage when transitioning between two independent power supplies. Both devices combine one N-channel (250 m Ω) and one P-channel (1.3- Ω) MOSFET with a single output. The P-channel MOSFET (IN2) is used with auxiliary power supplies that deliver lower current for standby modes. The N-channel MOSFET (IN1) is used with a main power supply that delivers higher current required for normal operation. Low onresistance makes the N-channel the ideal path for higher main supply current when power-supply regulation and system voltage drops are critical. When using the P-channel MOSFET, quiescent current is reduced to 0.75 µA to decrease the demand on the standby power supply. The MOSFETs in the TPS2105 do not have the parasitic diodes, typically found in discrete MOSFETs, thereby preventing back-flow current when the switch is off.

Support &

Community

20

Device Information⁽¹⁾

ORDER NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS2105MDBVREP	SOT-23 (5)	2.90 mm × 1.60 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic TPS2105 5 V V_{CC} IN1 5 V LOAD S V V_{AUX} EN Holdup Control Signal

TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	ures	1							
2	Арр	Applications 1								
3	Description1									
4	Rev	ision History	2							
5	Pin	Configuration and Functions	3							
6	Spe	cifications	4							
	6.1	Absolute Maximum Ratings	4							
	6.2	Handling Ratings	4							
	6.3	Recommended Operating Conditions	4							
	6.4	Thermal Information	4							
	6.5	Electrical Characteristics	5							
	6.6	Switching Characteristics	6							
	6.7	Typical Characteristics	7							
7	Deta	ailed Description	9							
	7.1	Overview	9							


	7.2	Functional Block Diagram	9
	7.3	Feature Description	9
	7.4	Device Functional Modes	10
8	App	ication and Implementation	11
	8.1	Application Information	11
		Typical Application	
9	Pow	er Supply Recommendations	14
10	Lay	out	14
	10.1	Layout Guidelines	14
	10.2	Layout Examples	15
11	Dev	ice and Documentation Support	17
	11.1	Trademarks	17
	11.2	Electrostatic Discharge Caution	17
	11.3	Glossary	17
12		hanical, Packaging, and Orderable mation	17

4 Revision History

DATE	VERSION	NOTES
July 2014	*	Initial Release



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
EN	1	Ι	Active-high enable for IN1-OUT switch			
GND	2	Ι	Ground			
IN1 ⁽¹⁾	5	Ι	Main input voltage, NMOS drain (250 m Ω), requires 0.22- μ F bypass			
IN2 ⁽¹⁾	3	Ι	Auxiliary input voltage, PMOS drain (1.3 Ω), requires 0.22-µF bypass			
OUT	4	0	Power switch output			

(1) Unused INx should not be grounded.

Table 1. Function Table

TPS2105							
VIN1	VIN2	EN	OUT				
0 V	0 V	XX ⁽¹⁾	GND				
0 V	5 V	h	GND				
5 V	0 V	h	VIN1				
5 V	5 V	h	VIN1				
0 V	5 V	I	VIN2				
5 V	0 V	I	VIN2				
5 V	5 V	I	VIN2				

(1) XX = Don't care

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN M	AX	UNIT
V _{I(IN1)}	Input voltage ⁽²⁾	-0.3	6	V
V _{I(IN2)}	Input voltage ⁽²⁾	-0.3	6	V
	Input voltage, V _I at EN ⁽²⁾	-0.3	6	V
Vo	Output voltage ⁽²⁾	-0.3	6	V
I _{O(IN1)}	Continuous output current		'00	mA
I _{O(IN2)}	Continuous output current		40	mA
	Continuous total power dissipation	See Thermal Information	ion	
TJ	Operating virtual junction temperature	-55	50	°C
	Lead temperature soldering 1.6 mm (1/16 inch) from case for 10 s	2	260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	stg Storage temperature range			150	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2000	2000	
V _(ESD)	Electrostatic discharge	Machine model (MM) ESD stress voltage	-200	200	V
	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-750	750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I(INx)}	Input voltage	2.7	5.5	V
	Input voltage, V _I at EN	0	5.5	V
I _{O(IN1)}	Continuous output current		500	mA
I _{O(IN2)}	Continuous output current		100 ⁽¹⁾	mA
TJ	Operating virtual junction temperature	-55	125	°C

(1) The device can deliver up to 220 mA at I_{O(IN2)}. However, operation at the higher current levels results in greater voltage drop across the device, and greater voltage droop when switching between IN1 and IN2.

6.4 Thermal Information


	THERMAL METRIC ⁽¹⁾	TPS2105-EP	UNIT
		DBV (5 PINS)	UNIT
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	208.7	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	122.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	14.2	°C/VV
Ψ _{JB}	Junction-to-board characterization parameter	35.8	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over recommended operating range (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWE	R SWITCH					
r.	On state registeres	IN1-OUT, V _{I(IN1)} = 5.5 V, V _{I(IN2)} = 0 V		250	435	mΩ
r _{DS(on)}	On-state resistance	IN2-OUT, V _{I(IN2)} = 5.5 V, V _{I(IN1)} = 0 V		1.3	2.4	Ω
ENABL	_E INPUT					
V _{IH}	High-level input voltage	$2.7 \text{ V} \le \text{V}_{I(INx)} \le 5.5 \text{ V}$	2			V
V _{IL}	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{I(INx)} \le 5.5 \text{ V}$			0.8	V
I _I	Input current	$EN = 0 V \text{ or } EN = V_{I(INx)}$	-0.65		0.65	μA
SUPPL	Y CURRENT					
	Current current	EN = L, IN2 selected		0.75	1.5	μA
lj –	Supply current	EN = H, IN1 selected		18	35	μA



(1) Wirebond life = Time at temperature with or without bias

(2) Electromigration fail mode = Time at temperature with bias

(3) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

(4) The predicted operating lifetime versus junction temperature is based on reliability modeling and available qualification data.

Figure 1. Predicted Lifetime Derating Chart for TPS2105-EP

t _r	Output rise time			$C_L = 1 \ \mu F, I_L = 100 \ mA$	3.4	μs					
		IN2-OUT	$V_{I(IN1)} = 0$	$C_L = 10 \ \mu F$, $I_L = 100 \ mA$	34						
				$C_L = 1 \ \mu F$, $_{IL} = 10 \ mA$	3.5						
				$C_L = 1 \ \mu F, \ I_L = 500 \ mA$	6						
	Output fall time	IN1-OUT	$V_{I(IN2)} = 0$	$C_L = 10 \ \mu F$, $I_L = 500 \ mA$	108						
				$C_{L} = 1 \ \mu F, \ I_{L} = 100 \ mA$	8						
t _f		IN2-OUT					C _L = 1	$C_L = 1 \ \mu F$, $I_L = 100 \ mA$	100	μs	
			$V_{I(IN1)} = 0$	$V_{I(IN1)} = 0$	$C_L = 10 \ \mu F$, $I_L = 100 \ mA$	990					
										C _L = 1 μF,	$C_L = 1 \ \mu F$, $I_L = 10 \ mA$
	Propagation delay time,	IN1-OUT	$V_{I(IN2)} = 0$	C _I = 10 μF, I _I = 100 mA	55						
t _{PLH}	low-to-high output	IN2-OUT	$V_{I(IN1)} = 0$	$C_{L} = 10 \mu$ F, $I_{L} = 100 \text{mA}$	1	μs					
	Propagation delay time,	IN1-OUT	$V_{I(IN2)} = 0$	C _L = 10 μF, Ι _L = 100 mA	1.5						
t _{PHL}	high-to-low output	IN2-OUT	$V_{I(IN1)} = 0$	$C_{L} = 10 \mu r, r_{L} = 100 \text{mA}$	50	μs					

TEST CONDITIONS

 $C_L = 1 \ \mu F, I_L = 500 \ mA$

 $C_L = 10 \ \mu F$, $I_L = 500 \ mA$

 $C_L = 1 \ \mu F$, $I_L = 100 \ mA$



Output rise time

TPS2105-EP

tr

 $T_J = 25^{\circ}C$, $V_{I(IN1)} = V_{I(IN2)} = 5$ V (unless otherwise noted)

IN1-OUT


 $V_{I(IN2)} = 0$

OUT

 C_{L}


LOAD CIRCUIT

PARAMETER



50% ΕN t_{PHI} V 90% GND Vo

Propagation Delay Time, Low-to-High-Level Output




MIN


TYP

340

340

312







MAX


www.ti.com

UNIT

μs



6.7 Typical Characteristics




TPS2105-EP SLVSCH2 – JULY 2014



www.ti.com

Typical Characteristics (continued)





7 Detailed Description

7.1 Overview


The TPS2105 is a dual-input, single-output power switch designed to provide uninterrupted output voltage when transitioning between two independent power supplies.

The device combines one N-channel (250-m) MOSFET with a single output. The P-channel MOSFET (IN2) is used with auxiliary power supplies that deliver lower current for standby modes. The N-channel MOSFET (IN1) is used with a main power supply that delivers higher current required for normal operation.

The low on-resistance makes the N-channel the ideal path for higher main supply current when power-supply regulation and system voltage drops are critical. When using the P-channel MOSFET, quiescent current is reduced to $0.75 \ \mu$ A to decrease the demand on the standby power supply.

The MOSFETs in the device do not have the parasitic diodes, typically found in discrete MOSFETs, thereby preventing back-flow current when the switch is off.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power Switches

7.3.1.1 N-Channel MOSFET

The IN1-OUT N-channel MOSFET power switch has a typical on-resistance of 250 m Ω at 5-V input voltage and is configured as a high-side switch.

7.3.1.2 P-Channel MOSFET

The IN2-OUT P-channel MOSFET power switch has a typical on-resistance of 1.3 Ω at 5-V input voltage and is configured as a high-side switch. When operating, the P-channel MOSFET quiescent current is reduced to typically 0.75 μ A.

7.3.1.3 Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

Copyright © 2014, Texas Instruments Incorporated



Feature Description (continued)

7.3.1.4 Driver

The driver controls the gate voltage of the IN1-OUT and IN2-OUT power switches. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the drivers incorporate circuitry that controls the rise times and fall times of the output voltage.

7.3.1.5 Enable

The logic enable turns on the IN2-OUT power switch when a logic low is present on EN. A logic high on EN restores bias to the drive and control circuits and turns on the IN1-OUT power switch. The enable input is compatible with both TTL and CMOS logic levels.

7.4 Device Functional Modes

7.4.1 Operation With EN Control

The logic enable turns on the IN1-OUT power switch when a logic high is present on EN. Also, a logic low present on EN turns off the IN1-OUT and turns on the IN2-OUT power switch.



8 Application and Implementation

8.1 Application Information

The TPS2105 is a dual-input, single-output power switch designed to provide uninterrupted output voltage when transitioning between two independent power supplies.

8.2 Typical Application




Figure 15. Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the following as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range, V _{I(IN1)}	5 V
Input voltage range, V _{I(IN2)}	5 V
Output voltage	5 V
Continuous output current, I _O	100 mA
Output capacitor, CL	220 µF

8.2.2 Detailed Design Procedure

8.2.2.1 Step-by-Step Design Procedure

To begin the design process, the designer must decide upon a few parameters. The designer needs to know the following:

- Input voltage range, V_{I(IN1)}
- Input voltage range, V_{I(IN2)}
- Output voltage
- Continuous output current
- Output capacitance

8.2.2.2 Power-Supply Considerations

TI recommends a 0.22- μ F ceramic bypass capacitor between IN and GND, close to the device. The output capacitor should be chosen based on the size of the load during the transition of the switch. TI recommends a 220- μ F capacitor for 100-mA loads. Typical output capacitors (xx μ F, shown in Figure 15) required for a given load can be determined from Figure 7, which shows the output voltage droop when output is switched from IN2 to IN1. The output voltage droop is insignificant when output is switched from IN1 to IN2. Additionally, bypassing the output with a 1- μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

8.2.2.3 Switch Transition

The N-channel MOSFET on IN1 uses a charge pump to create the gate-drive voltage, which gives the IN1 switch a rise time of approximately 0.4 ms. The P-channel MOSFET on IN2 has a simpler drive circuit that allows a rise time of approximately 4 μ s. Because the device has two switches and a single enable pin, these rise times are seen as transition times, from IN1 to IN2, or IN2 to IN1, by the output. The controlled transition times help limit the surge currents seen by the power supply during switching.



8.2.2.4 Thermal Protection

Thermal protection provided on the IN1 switch prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The increased dissipation causes the junction temperature to rise to dangerously high levels. The protection circuit senses the junction temperature of the switch and shuts it off at approximately 145°C (T_J). The switch remains off until the junction temperature has dropped approximately 10°C. The switch continues to cycle in this manner until the load fault or input power is removed.

8.2.2.5 Undervoltage Lockout

An undervoltage lockout function is provided to ensure that the power switch is in the off state at power-up. Whenever the input voltage falls below approximately 2 V, the power switch quickly turns off. This function facilitates the design of hot-insertion systems that may not have the capability to turn off the power switch before input power is removed. Upon reinsertion, the power switch is turned on with a controlled rise time to reduce EMI and voltage overshoots.

8.2.2.6 Power Dissipation and Junction Temperature

The low on-resistance on the N-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is a good design practice to check power dissipation and junction temperature. First, find r_{on} at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read r_{on} from Figure 13 or Figure 14. Next calculate the power dissipation using:

$$P_{\rm D} = r_{\rm on} \times l^2$$

Finally, calculate the junction temperature:

$$T_{J} = P_{D} \times R_{\theta JA} + T_{A}$$

where

- T_A = Ambient temperature
- $R_{\theta,IA}$ = Thermal resistance

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation using the calculated value as the new estimate. Two or three iterations are generally sufficient to obtain a reasonable answer.

8.2.2.7 ESD Protection


All TPS2105 pins incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model, 750-V CDM, and 200-V machine-model discharge as defined in MIL-STD-883C.

(2)

(1)



8.2.3 Application Curves





9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.7 to 5.5 V. A 0.22- μ F ceramic bypass capacitor is needed between IN and GND; TI recommends placing the capacitor close to the device. The output capacitor should be chosen based on the size of the load during the transition of the switch. TI recommends a 220- μ F capacitor for 100-mA loads. Adding a 1- μ F ceramic bypass capacitor at the output can help to improve the immunity of the device to short-circuit transients.

TPS2105-EP requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor. The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitor because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. Ceramic capacitors lose capacitance when a DC bias is applied across the capacitor. This capacitance loss is due to the polarization of the ceramic material. The capacitance loss is not permanent; after a large DC bias is applied, reducing the DC bias reduces the degree of polarization and capacitance increases. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

All tantalum capacitors have tantalum (Ta) particles sintered together to form an anode. The cathode material can either be the traditional MnO_2 or a conductive polymer. Because MnO_2 is actually a semiconductor, it has a very high amount of resistance associated with it. A characteristic of this material is that as temperature changes, so does its conductivity. So MnO_2 -based Tantalum capacitors have relatively high ESR and that ESR shifts significantly across the operational temperature range.

However, polymer-based cathodes use a highly-conductive polymer material. Because the material is inherently conductive, tantalum-polymers have a relatively-low ESR compared to their MnO₂ counterparts in the same voltage and capacitance ranges.

All tantalum capacitors have a voltage derating factor associated with them. Because the polymer material puts less stress on the tantalum-pentoxide dielectric during reflow soldering, more voltage can be applied compared to a MnO_2 -based tantalum. For polymer-based capacitors, TI recommends 20% derating. Whereas the MnO_2 -based tantalum capacitors require 50% or higher derating. Refer to the capacitor vendor data sheet for more details regarding the derating guidelines.

10 Layout

10.1 Layout Guidelines

- The IN1 and OUT pins of the TPS2105-EP can carry up to 500 mA, so trace to these pins should have short length and wider traces to minimize the voltage drop to the load.
- Both the IN1 and IN2 pins should be bypassed to ground with a low-ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.22-µF ceramic capacitor.
- A bypass capacitor and a load capacitor are needed on the output terminal.
- TI recommends a 220-µF output load capacitor for 100-mA loads.
- Locating the 1-µF ceramic bypass capacitor at the output can improve the immunity of the device to shortcircuit transients.
- The GND terminal should be tied to the PCB ground plane at the terminal of the DUT.



10.2 Layout Examples




Figure 20. Input and Output Capacitors and DUT Area




Figure 21. Enable, Input, Output, and Ground Pins

Layout Examples (continued)




Figure 22. Schematics Diagram

Table 3.	Component	Descriptions
----------	-----------	--------------

PART	DESCRIPTION					
C ₁ , C ₂	0.22 µF, size 0805					
C ₃	1 µF, size 0805					
C ₄	220 µF, tantalum capacitors					
U ₁	TPS2105MDBVREP					
TP_EN, TP_IN ₁ , TP_IN ₂ , TP_OUT, TP_GND	Test point, through hole					



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2105MDBVREP	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	PD9M	Samples
V62/14616-01XE	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	PD9M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF TPS2105-EP :

Catalog: TPS2105

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal												
	Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS2105MDBVREP	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Apr-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2105MDBVREP	SOT-23	DBV	5	3000	180.0	180.0	18.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated