

Order

Now



#### **TPS3840**

SNVSB03D - DECEMBER 2018 - REVISED JANUARY 2020

# TPS3840 Nano Power, High Input Voltage Supervisor With MR and Programmable Delay

Technical

Documents

## 1 Features

- Wide operating voltage: 1.5 V to 10 V
- Nano supply current: 300 nA (Typ), 700 nA (Max)
- Fixed threshold voltage (V<sub>IT-</sub>)
  - Threshold from 1.6 V to 4.9 V in 0.1-V steps
  - High accuracy: 1% (Typ), 1.5% (Max)
  - Built-in hysteresis (V<sub>IT+</sub>)
    - $1.6 \text{ V} < \text{V}_{\text{IT}} \le 3.0 \text{ V} = 100 \text{ mV}$  (Typical)
    - −  $3.1 \text{ V} \le \text{V}_{\text{IT}} < 4.9 \text{ V} = 200 \text{ mV}$  (Typical)
- Start-up delay (t<sub>STRT</sub>): 220 µs (Typ), 350 µs (Max)
- Programmable reset time delay (t<sub>D</sub>):
  - 50 μs (no capacitor) to 6.2 s (10-μF)
- Active-low manual reset (MR)
- Three output topologies:
  - TPS3840DL: open-drain, active-low (RESET), requires pull-up resistor
  - TPS3840PL: push-pull, active-low (RESET)
  - TPS3840PH: push-pull, active-high (RESET)
- Wide temperature range: -40°C to +125°C
- Package: SOT23-5 (DBV)

## 2 Applications

- Grid infrastructure: circuit breaker, smart meter, other monitoring and protection equipment
- Factory automation: field transmitter, PLC.
- Building automation: fire safety, smoke detector, and HVAC
- Electronic point of sale
- Portable, battery-powered systems

#### 

## 3 Description

Tools &

Software

Wide Vin allows monitoring 9V rails or batteries without external components and 24V rails with external resistors. Nano-Iq extends battery life for low power applications and minimizes current consumption when using external resistors. Fast start-up delay allows the detection of a voltage fault before the rest of the system powers up providing maximum safety in hazardous start-up fault conditions. Low Power-on-Reset (VPOR) prevents false resets, premature enable or turn-on of next device, and proper transistor control during power-up and power-down.

Support &

Community

2.0

Reset output signal is asserted when the voltage at  $V_{DD}$  drops below the negative voltage threshold ( $V_{IT-}$ ) or when manual reset (MR) is pulled to a low logic ( $V_{MR\_L}$ ). Reset signal is cleared when  $V_{DD}$  rise above  $V_{IT-}$  plus hysteresis ( $V_{IT+}$ ) and manual reset is floating or above  $V_{MR\_H}$  and the reset time delay ( $t_D$ ) expires. Reset time delay can be programmed by connecting a capacitor between CT pin and ground. For a fast reset CT pin can be left floating.

Additional features: Built-in glitch immunity protection for  $\overline{MR}$  and  $V_{DD}$ , built-in hysteresis, low open-drain output leakage current (I<sub>LKG(OD)</sub>).

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS3840	SOT-23 (5) (DBV)	2.90 mm × 1.60 mm

(1) For package details, see the mechanical drawing addendum at the end of the data sheet.

#### 0.5 DL49 PL49 PH49 0.4 0.3 (PL) (DD) 0.2 0. 2 3 5 6 VDD (V) 9 4 8 10

## **Typical Application Circuit**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## **TPS3840 Typical Supply Current**

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Dev	ice Comparison 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	Timing Requirements 7
	7.7	Typical Characteristics 9
8	Deta	ailed Description 16
	8.1	Overview 16
	8.2	Functional Block Diagram 16

	8.3	Feature Description	16
	8.4	Device Functional Modes	19
9	Appl	ication and Implementation	20
	9.1	Application Information	20
	9.2	Typical Application	20
10	Pow	er Supply Recommendations	<mark>28</mark>
11	Layo	out	28
	11.1	Layout Guidelines	28
	11.2	Layout Example	28
12	Devi	ce and Documentation Support	29
	12.1	Device Nomenclature	
	12.2	Support Resources	30
	12.3	Trademarks	30
	12.4	Electrostatic Discharge Caution	30
	12.5	Glossary	30
13		hanical, Packaging, and Orderable mation	30

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (August 2019) to Revision D	Page
Deleted Device Comparison table	
Added Device Nomenclature figure	
• Changed µF to Farads to fix the units for the delay equation	
Changes from Revision B (July 2019) to Revision C	Page
Changed Device Comparison Table	
Changes from Revision A (May 2019) to Revision B	Page
Updated Device Comparison Table	
Updated Functional Block Diagram	
Changed equation 5 and 6	17
Updated Application Design #2	
Changes from Original (December 2018) to Revision A	Page
Changed data sheet from Advanced Information to Production Data	



## 5 Device Comparison

*Figure 1* shows the device nomenclature to determine the device variant. Other voltages from Table 3 at the end of datasheet can be sample upon request, please contact TI sales representative for details.






Figure 1. Device Nomenclature

TEXAS INSTRUMENTS

www.ti.com

# 6 Pin Configuration and Functions





### **Pin Functions**

PIN		PIN			
NAME	TPS3840PL, TPS3840DL	TPS3840PH	I/O	DESCRIPTION	
RESET	N/A	1	0	Active-High Output Reset Signal: This pin is asserted to logic high when either the $\overline{\text{MR}}$ pin is pulled to a logic low or VDD voltage falls below the negative voltage threshold (V <sub>IT</sub> .). When both $\overline{\text{MR}}$ is floating or above $V_{\overline{\text{MR}}}_{-H}$ and VDD voltage rises above $V_{\text{IT+}},$ RESET remains asserted to logic high (asserted) for the reset time delay (t <sub>D</sub> ) before releasing back to logic low.	
RESET	1	N/A	0	Active-Low Output Reset Signal: This pin is asserted to logic low when either the MR pin is pulled to a logic low or the VDD voltage falls below the negative voltage threshold ( $V_{IT-}$ ). When both MR is floating or above $V_{MR-H}$ and VDD voltage rises above $V_{IT+}$ , RESET remains asserted to logic low for the reset time delay (t <sub>D</sub> ) before releasing back to logic high.	
VDD	2	2	I	Input Supply Voltage. TPS3840 monitors VDD voltage	
GND	3	3	_	Ground	
MR / NC	4	4	I	$\label{eq:manual_select} \begin{array}{ c c c } \hline \textbf{Manual} \ \textbf{Reset}. \ Pull \ this \ pin \ to \ a \ logic \ low \ (V_{\overline{\text{MR}}\_L}) \ to \ assert \ a \ reset \ signal \ at \ the \ \overline{\text{RESET}/\text{RESET}} \ pin. \ If \ the \ \overline{\text{MR}} \ pin \ is \ left \ floating \ or \ pulled \ to \ V_{\text{MR}\_H}, \ the \ output \ releases \ to \ the \ nominal \ state \ after \ the \ reset \ time \ delay \ (t_D) \ expires. \ \overline{\text{MR}} \ can \ be \ left \ floating \ when \ not \ in \ use. \ NC \ stands \ for \ "No \ Connection" \ or \ floating. \ \ otherwise \ releases \ to \ releases \ $	
СТ	5	5	-	<b>Capacitor Time Delay Pin</b> . The CT pin offers a user-programmable reset delay time. Connect an external capacitor on this pin to adjust the reset time delay. When not in use, leave pin floating for the smallest fixed reset time delay.	



## TPS3840 SNVSB03D – DECEMBER 2018 – REVISED JANUARY 2020

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted<sup>(1)</sup>

		MIN	MAX	UNIT	
	VDD	-0.3	12		
	RESET (TPS3840PL)	-0.3	V <sub>DD</sub> + 0.3		
Voltage	RESET (TPS3840PH)	-0.3	$V_{DD} + 0.3$	V	
vollage	RESET (TPS3840DL)	-0.3	12	v	
	<u>MR</u> <sup>(2)</sup>	-0.3	12		
	СТ	-0.3	5.5		
Current	RESET pin and RESET pin		±70	mA	
Temperature <sup>(3)</sup>	Operating junction temperature, $T_{J}$	-40	150	°C	
Temperature	Storage, T <sub>stg</sub>	-65	150		

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If the logic signal driving MR is less than  $V_{DD}$ , then additional current flows into  $V_{DD}$  and out of MR.  $V_{MR}$  should not be higher than  $V_{DD}$ . (3) As a result of the low dissipated power in this device, it is assumed that  $T_{J} = T_{A}$ .

# 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	± 2000	
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	± 750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub>	Input supply voltage	1.5	10	V
V <sub>RESET</sub> , V <sub>RESET</sub>	RESET pin and RESET pin voltage	0	10	V
IRESET, IRESET	RESET pin and RESET pin current	0	±5	mA
TJ	Junction temperature (free air temperature)	-40	125	°C
V <sub>MR</sub> <sup>(1)</sup>	Manual reset pin voltage	0	V <sub>DD</sub>	V

(1) If the logic signal driving MR is less than V<sub>DD</sub>, then additional current flows into V<sub>DD</sub> and out of MR. V<sub>MR</sub> should not be higher than V<sub>DD</sub>.

## 7.4 Thermal Information

		TPS3840	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT23-5)	UNIT
		5 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	187.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	109.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	92.8	°C/W
ΤLΨ	Junction-to-top characterization parameter	35.4	°C/W
ΨJB	Junction-to-board characterization parameter	92.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SNVSB03D - DECEMBER 2018 - REVISED JANUARY 2020

## 7.5 Electrical Characteristics

At 1.5 V  $\leq$  V<sub>DD</sub>  $\leq$  10 V, CT =  $\overline{\text{MR}}$  = Open,  $\overline{\text{RESET}}$  pull-up resistor (R<sub>pull-up</sub>) = 100 k $\Omega$  to VDD, output reset load (C<sub>LOAD</sub>) = 10 pF and over the operating free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
сомм	ON PARAMETERS					
V <sub>DD</sub>	Input supply voltage		1.5		10	V
V <sub>IT-</sub>	Negative-going input threshold accuracy <sup>(1)</sup>	-40°C to 125°C	-1.5	1	1.5	%
V <sub>HYS</sub>	Hysteresis on V <sub>IT-</sub> pin	V <sub>IT-</sub> = 3.1 V to 4.9 V	175	200	225	mV
V <sub>HYS</sub>	Hysteresis on V <sub>IT-</sub> pin	V <sub>IT-</sub> = 1.6 V to 3.0 V	75	100	125	mV
I <sub>DD</sub>	Supply current into VDD pin	$ \begin{array}{l} {\sf VDD} = 1.5 \; {\sf V} \; < {\sf V}_{{\sf DD}} < 10 \; {\sf V} \\ {\sf VDD} > {\sf V}_{{\sf IT}+}^{(2)} \\ {\sf T}_{{\sf A}} = -40^{\circ}{\rm C} \; {\rm to} \; 125^{\circ}{\rm C} \end{array} $		300	700	nA
V <sub>MR_L</sub>	Manual reset logic low input <sup>(3)</sup>				600	mV
V <sub>MR_H</sub>	Manual reset logic high input <sup>(3)</sup>		$0.7 V_{DD}$			V
R <sub>MR</sub>	Manual reset internal pull-up resistance			100		kΩ
R <sub>CT</sub>	CT pin internal resistance		350	500	650	kΩ
TPS384	40PL (Push-Pull Active-Low)				,	
V <sub>POR</sub>	Power on Reset Voltage <sup>(4)</sup>	$V_{OL(max)} = 200 \text{ mV}$ $I_{OUT(Sink)} = 200 \text{ nA}$			300	mV
V <sub>OL</sub>	Low level output voltage	$\begin{array}{l} 1.5 \text{ V} < \text{V}_{\text{DD}} < 5 \text{ V} \\ \text{V}_{\text{DD}} < \text{V}_{\text{IT-}} \\ \text{I}_{\text{OUT(Sink)}} = 2 \text{ mA} \end{array}$			200	mV
V <sub>OH</sub>	High level output voltage	$\begin{array}{l} 1.5 \ V < V_{DD} < 5 \ V \\ V_{DD} > V_{IT+}{}^{(2)} \\ I_{OUT(Source)} = 2 \ mA \end{array}$	0.8V <sub>DD</sub>			V
-			$0.8V_{DD}$			V
TPS384	40PH (Push-Pull Active-High)					
V <sub>POR</sub>	Power on Reset Voltage <sup>(4)</sup>	V <sub>OH</sub> , I <sub>OUT(Source)</sub> = 500 nA			950	mV
	Low level output voltage	$1.5 V < V_{DD} < 5 V$ $V_{DD} > V_{IT+}^{(2)}$ $I_{OUT(Sink)} = 2 mA$			200	mV
V <sub>OL</sub>		$1.5 V < V_{DD} < 5 V$ $V_{DD} > V_{IT+}^{(2)}$ $I_{OUT(Sink)} = 5 mA$			200	mV
V <sub>OH</sub>	High level output voltage	$1.5 \text{ V} < \text{V}_{\text{DD}} < 5 \text{ V}, \text{V}_{\text{DD}} < \text{V}_{\text{IT-}},$ $I_{\text{OUT}(\text{Source})} = 2 \text{ mA}$	0.8V <sub>DD</sub>			V
TPS384	40DL(Open-Drain)				I	
V <sub>POR</sub>	Power on Reset Voltage <sup>(4)</sup>	$V_{OL(max)} = 0.2 V$ $I_{OUT (Sink)} = 5.6 uA$			950	mV
V <sub>OL</sub>	Low level output voltage	$\begin{array}{l} 1.5 \text{ V} < \text{V}_{\text{DD}} < 5 \text{ V} \\ \text{V}_{\text{DD}} < \text{V}_{\text{IT-}} \\ \text{I}_{\text{OUT(Sink)}} = 2 \text{ mA} \end{array}$			200	mV
I <sub>lkg(OD)</sub>	Open-Drain output leakage current	$\overline{\text{RESET}} \text{ pin in High Impedance,} \\ V_{\text{DD}} = V_{\text{RESET}} = 5.5 \text{ V} \\ V_{\text{IT+}} < V_{\text{DD}}$			90	nA

V<sub>IT</sub>. threshold voltage range from 1.6 V to 4.9 V in 100 mV steps, for released versions see Device Voltage Thresholds table. (1)

(1)  $V_{IT+} = V_{HYS} + V_{IT-}$ (2)  $V_{IT+} = V_{HYS} + V_{IT-}$ (3) If the logic signal driving  $\overline{MR}$  is less than VDD, then additional current flows into VDD and out of  $\overline{MR}$ (4)  $V_{POR}$  is the minimum  $V_{DD}$  voltage level for a controlled output state.  $V_{DD}$  slew rate  $\leq 100 \text{mV}/\mu\text{s}$ 



## 7.6 Timing Requirements

At 1.5 V  $\leq$  V<sub>DD</sub>  $\leq$  10 V, CT =  $\overline{MR}$  = Open,  $\overline{RESET}$  pull-up resistor (R<sub>pull-up</sub>) = 100 k $\Omega$  to VDD, output reset load (C<sub>LOAD</sub>) = 10 pF and over the operating free-air temperature range – 40°C to 125°C, VDD slew rate < 100mV / us, unless otherwise noted. Typical values are at T<sub>1</sub> = 25°C.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>STRT</sub>	Startup Delay <sup>(1)</sup>	CT pin open	100	220	350	μs
t <sub>P_HL</sub>	Propagation detect delay for VDD falling below $V_{\text{IT-}}$	$V_{DD} = V_{IT+}$ to $(V_{IT-}) - 10\%^{(2)}$		15	30	μs
	(0)	CT pin = open			50	μs
t <sub>D</sub>	Reset time delay <sup>(3)</sup>	CT pin = 10 nF		6.2		ms
		CT pin = 1 µF		619		ms
t <sub>GI_VIT-</sub>	Glitch immunity V <sub>IT-</sub>	5% V <sub>IT-</sub> overdrive <sup>(4)</sup>		10		μs
t <sub>MR_PW</sub>	MR pin pulse duration to initiate reset			300		ns
t <sub>MR_RES</sub>	Propagation delay from $\overline{\text{MR}}$ low to reset	$V_{DD} = 4.5 \text{ V}, \overline{\text{MR}} < V_{\overline{\text{MR}}}$		700		ns
t <sub>MR_tD</sub>	Delay from release MR to deasert reset	$\frac{V_{DD}}{MR} = 4.5 \text{ V},$ MR = $V_{MR_{-L}}$ to $V_{MR_{-H}}$		t <sub>D</sub>		ms

(1) When VDD starts from less than the specified minimum V<sub>DD</sub> and then exceeds V<sub>IT+</sub>, reset is release after the startup delay (t<sub>STRT</sub>), a capacitor at CT pin will add t<sub>D</sub> delay to t<sub>STRT</sub> time

(2) t<sub>P\_HL</sub> measured from threhold trip point (V<sub>IT</sub>.) to V<sub>OL</sub> for active low variants and V<sub>OH</sub> for active high variants.

(3) The MIN and MAX reset time delay with external capacitor depends on R<sub>CT</sub> and is calculated using Equation 5 and Equation 6 in Section 8.3.2

(4) Overdrive % =  $[(V_{DD}/V_{IT-}) - 1] \times 100\%$ 



- (1)  $t_{D (no cap)}$  is included in  $t_{STRT}$  time delay. If  $t_D$  delay is programmed by an external capacitor connected to CT pin then  $t_D$  programmed time will be added to the startup time, VDD slew rate = 100 mV /  $\mu$ s.
- (2) Open-Drain timing diagram assumes pull-up resistor is connected to RESET
- (3) RESET output is undefined when VDD is  $< V_{POR}$


#### Figure 4. Timing Diagram TPS3840DL (Open-Drain Active-Low)



 $t_{\text{STRT}} + t_{\text{D}}$ 


t<sub>P\_HL</sub>

www.ti.com




(4)  $t_{D (no cap)}$  is included in  $t_{STRT}$  time delay. If  $t_D$  delay is programmed by an external capacitor connected to CT pin, then  $t_D$  programmed time will be added to the startup time. VDD slew rate = 100 mV /  $\mu$ s.

(5) RESET output is undefined when VDD <  $V_{POR}$  and limited to  $V_{OL}$  for VDD slew rate = 100 mV /  $\mu$ s



t<sub>D</sub>



(6) t<sub>D (no cap)</sub> is included in t<sub>STRT</sub> time delay. If t<sub>D</sub> delay is programmed by an external capacitor connected to CT pin, then t<sub>D</sub> programmed time will be added to the total startup time. VDD slew rate = 100 mV / µs.

t<sub>P\_HL</sub>

## Figure 6. Timing Diagram TPS3840PH (Push-Pull Active-High)

VDD

RESET

 $V_{\mathsf{POR}}$ 


 $\mathsf{V}_{\mathsf{OH}}$ 

VOL

 $t_{\text{STRT}} + t_{\text{D}}$ 




## 7.7 Typical Characteristics






## **Typical Characteristics (continued)**






## **Typical Characteristics (continued)**






## **Typical Characteristics (continued)**






## **Typical Characteristics (continued)**






## **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**



TEXAS INSTRUMENTS

www.ti.com


## 8 Detailed Description

## 8.1 Overview

The TPS3840 is a family of wide VDD and nano-quiescent current voltage detectors with fixed threshold voltage. TPS3840 features include programable reset time delay using external capacitor, active-low manual reset, 1% typical monitor threshold accuracy with hysteresis and glitch immunity.

Fixed negative threshold voltages ( $V_{IT-}$ ) can be factory set from 1.6 V to 4.9 V (see the *Device Comparison* for available options). TPS3840 is available in SOT-23 5 pin industry standard package.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Input Voltage (VDD)

VDD pin is monitored by the internal comparator to indicate when VDD falls below the fixed threshold voltage. VDD also functions as the supply for the internal bandgap, internal regulator, state machine, buffers and other control logic blocks. Good design practice involve placing a 0.1 uF to 1 uF bypass capacitor at VDD input for noisy applications to ensure enough charge is available for the device to power up correctly.



#### Feature Description (continued)

#### 8.3.1.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below  $V_{IT}$  the output reset is asserted. When the voltage at the VDD pin goes above  $V_{IT}$  plus hysteresis  $(V_{HYS})$  the output reset is deasserted after t<sub>D</sub> delay.




Figure 45. Hysteresis Diagram

#### 8.3.1.2 VDD Transient Immunity

The TPS3840 is immune to quick voltage transients or excursion on VDD. Sensitivity to transients depends on both pulse duration and overdrive. Overdrive is defined by how much VDD deviates from the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 1.

Overdrive =  $|(V_{DD} / V_{IT} - 1) \times 100\%|$ 




Figure 46. Overdrive vs Pulse Duration

#### 8.3.2 User-Programmable Reset Time Delay

The reset time delay can be set to a minimum value of 50 µs by leaving the CT pin floating, or a maximum value of approximately 6.2 seconds by connecting 10 µF delay capacitor. The reset time delay (t<sub>D</sub>) can be programmed by connecting a capacitor no larger than 10 µF between CT pin and GND.

The relationship between external capacitor (C<sub>CT EXT</sub>) in Farads at CT pin and the time delay (t<sub>D</sub>) in seconds is given by Equation 2.

$$t_{\rm D} = -\ln (0.29) \times R_{\rm CT} \times C_{\rm CT EXT} + t_{\rm D} (\text{no cap})$$

Equation 2 is simplified to Equation 3 by plugging  $R_{CT}$  and  $t_{D(no \ cap)}$  given in *Electrical Characteristics* section:

Equation 4 solves for external capacitor value (C<sub>CT EXT</sub>) in units of Farads where t<sub>D</sub> is in units of seconds

$$C_{CT EXT} = (t_{D} - 50 \ \mu s) \div 618937$$

The reset delay varies according to three variables: the external capacitor variance (C<sub>CT</sub>), CT pin internal resistance (R<sub>CT</sub>) provided in the Electrical Characteristics table, and a constant. The minimum and maximum variance due to the constant is shown in Equation 5 and Equation 6.

$t_{D (minimum)} = -In (0.36) \times R_{CT (min)} \times C_{CT (min)} + t_{D (no cap, min)}$	(5)
to (maximum) = $-\ln(0.26) \times R_{CT}$ (max) $\times C_{CT}$ (max) + to (no can max)	(6)

(4)

(3)

(2)

(1)



### Feature Description (continued)

The recommended maximum delay capacitor for the TPS3840 is limited to 10  $\mu$ F as this ensures there is enough time for the capacitor to fully discharge when the reset condition occurs. When a voltage fault occurs, the previously charged up capacitor discharges, and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay capacitor will begin charging from a voltage above zero volts and the reset delay will be shorter than expected. Larger delay capacitors can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault.

## 8.3.3 Manual Reset (MR) Input

The manual reset ( $\overline{MR}$ ) input allows a processor GPIO or other logic circuits to initiate a reset. A logic low on  $\overline{MR}$  with pulse duration longer than  $t_{\overline{MR}_{RES}}$  will causes reset output to assert. After  $\overline{MR}$  returns to a logic high ( $V_{\overline{MR}_{H}}$ ) and VDD is above  $V_{IT+1}$ , reset is deasserted after the user programmed reset time delay ( $t_D$ ) expires.

If  $\overline{\text{MR}}$  is not controlled externally, then  $\overline{\text{MR}}$  can be left disconnected. If the logic signal controlling  $\overline{\text{MR}}$  is less than VDD, then additional current flows from VDD into  $\overline{\text{MR}}$  internally. For minimum current consumption, drive  $\overline{\text{MR}}$  to either VDD or GND.  $V_{\overline{\text{MR}}}$  should not be higher than VDD voltage.




Figure 47. Timing Diagram MR and RESET (TPS3840DL)

#### 8.3.4 Output Logic

## 8.3.4.1 **RESET** Output, Active-Low

RESET (Active-Low) applies to TPS3840DL (Open-Drain) and TPS3840PL (Push-Pull) hence the "L" in the device name. RESET remains high (deasserted) as long as VDD is above the negative threshold ( $V_{IT}$ ) and the MR pin is floating or above  $V_{MR_{-}H}$ . If VDD falls below the negative threshold ( $V_{IT}$ ) or if MR is driven low, then RESET is asserted.

When  $\overline{\text{MR}}$  is again logic high or floating and VDD rise above V<sub>IT+</sub>, the delay <u>circuit</u> will hold  $\overline{\text{RESET}}$  low for the specified reset time delay (t<sub>D</sub>). When the reset time delay has elapsed, the  $\overline{\text{RESET}}$  pin goes back to logic high voltage (V<sub>OH</sub>).

<u>The TP</u>S3840DL (Open-Drain) version, denoted with "**D**" in the device name, requires <u>a pull-up</u> resistor to hold RESET pin high. Connect the pull-up resistor to the desired pull-up voltage source and RESET can be pulled up to any voltage up to 10 V independent of the VDD voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value determines the actual  $V_{OL}$ , the output capacitive loading, and the output leakage current (I<sub>LKG(OD)</sub>).

The Push-Pull variants (TPS3840PL and TPS3840PH), denoted with "P" in the device name, does not require a pull-up resistor

#### Feature Description (continued)

#### 8.3.4.2 RESET Output, Active-High

RESET (active-high), denoted with no bar above the pin label, applies only to TPS3840PH push-pull active-high version. RESET remains low (deasserted) as long as VDD is above the threshold  $(V_{IT-})$  and the manual reset signal (MR) is logic high or floating. If VDD falls below the negative threshold  $(V_{IT-})$  or if MR is driven low, then RESET is asserted driving the RESET pin to high voltage  $(V_{OH})$ .

When  $\overline{MR}$  is again logic high and VDD is above V<sub>IT+</sub> the delay circuit will hold RESET high for the specified reset time delay (t<sub>D</sub>). When the reset time delay has elapsed, the RESET pin goes back to low voltage (V<sub>OL</sub>)

## 8.4 Device Functional Modes

Table 1 summarizes the various functional modes of the device. Logic high is represented by "H" and logic low is represented by "L".

VDD	MR	RESET	RESET
VDD < V <sub>POR</sub>	Ignored	Undefined	Undefined
$V_{POR} < V_{DD} < V_{IT}^{(1)}$	Ignored	Н	L
VDD ≥ V <sub>IT-</sub>	L	Н	L
VDD ≥ V <sub>IT-</sub>	Н	L	Н
VDD ≥ V <sub>IT-</sub>	Floating	L	Н

#### Table 1. Truth Table

(1) When V<sub>DD</sub> falls below V<sub>DD(MIN)</sub>, undervoltage-lockout (UVLO) takes effect and output reset is held asserted until V<sub>DD</sub> falls below V<sub>POR</sub>.

## 8.4.1 Normal Operation (V<sub>DD</sub> > V<sub>DD(min)</sub>)

When VDD is greater than  $V_{DD(min)}$ , the reset signal is determined by the voltage on the VDD pin with respect to the trip point ( $V_{IT}$ ) and the logic state of MR.

- MR high: the reset signal corresponds to VDD with respect to the threshold voltage.
- MR low: in this mode, the reset is asserted regardless of the threshold voltage.

### 8.4.2 VDD Between VPOR and V<sub>DD(min)</sub>

When the voltage on VDD is less than the  $V_{DD(min)}$  voltage, and greater than the power-on-reset voltage ( $V_{POR}$ ), the reset signal is asserted.

## 8.4.3 Below Power-On-Reset (V<sub>DD</sub> < V<sub>POR</sub>)

When the voltage on VDD is lower than  $V_{POR}$ , the device does not have enough bias voltage to internally pull the asserted output low or high and reset voltage level is undefined.

TEXAS INSTRUMENTS

www.ti.com

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 9.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

## 9.2 Typical Application

#### 9.2.1 Design 1: Dual Rail Monitoring with Power-Up Sequencing

A typical application for the TPS3840 is voltage rail monitoring and power-up sequencing as shown in Figure 48. The TPS3840 can be used to monitor any rail above 1.6 V. In this design application, two TPS3840 devices monitor two separate voltage rails and sequences the rails upon power-up. The TPS3840PL30 is used to monitor the 3.3-V main power rail and the TPS3840DL16 is used to monitor the 1.8-V rail provided by the LDO for other system peripherals. The RESET output of the TPS3840PL30 is connected to the ENABLE input of the LDO. A reset event is initiated on either voltage supervisor when the VDD voltage is less than V<sub>IT</sub> or when MR is driven low by an external source.



#### Figure 48. TPS3840 Voltage Rail Monitor and Power-Up Sequencer Design Block Diagram



## **Typical Application (continued)**

## 9.2.1.1 Design Requirements

This design requires voltage supervision on two separate rails: 3.3-V and 1.8-V rails. The voltage rail needs to sequence upon power up with the 3.3-V rail coming up first followed by the 1.8-V rail at least 25 ms after.


PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Two Rail Voltage Supervision	Monitor 3.3-V and 1.8-V rails	Two TPS3840 devices provide voltage monitoring with 1% accuracy with device options available in 0.1 V variations
Voltage Rail Sequencing	Power up the 3.3-V rail first followed by 1.8-V rail 25 ms after	The CT capacitor on TPS38240PL28 is set to 0.047 $\mu$ F for a reset time delay of 29 ms typical
Output logic voltage	3.3-V Open-Drain	3.3-V Open-Drain
Maximum device current consumption	1 μΑ	Each TPS3840 requires 350 nA typical

## 9.2.1.2 Detailed Design Procedure

The primary constraint for this application is choosing the correct device to monitor the supply voltage of the microprocessor. The TPS3840 can monitor any voltage between 1.6 V and 10 V and is available in 0.1 V increments. Depending on how far away from the nominal voltage rail the user wants the voltage supervisor to trigger determines the correct voltage supervisor variant to choose. In this example, the first TPS3840 triggers when the 3.3-V rail falls to 3.0 V. The second TPS3840 triggers a reset when the 1.8-V rail falls to 1.6 V. The secondary constraint for this application is the reset time delay that must be at least 25 ms to allow the microprocessor, and all other devices using the 3.3-V rail, enough time to startup correctly before the 1.8-V rail is enabled via the LDO. Because a minimum time is required, the user must account for capacitor tolerance. For applications with ambient temperatures ranging from  $-40^{\circ}$ C to  $+125^{\circ}$ C, C<sub>CT</sub> can be calculated using R<sub>CT</sub> and solving for C<sub>CT</sub> in Equation 2. Solving Equation 2 for 25 ms gives a minimum capacitor value of 0.04 µF which is rounded up to a standard value 0.047 µF to account for capacitor tolerance.

A 1- $\mu$ F decoupling capacitor is connected to the VDD pin as a good analog design <u>practice</u>. The pull-up resistor is only required for the Open-Drain device variants and is calculated to maintain the RESET current within the ±5 mA limit found in the *Recommended Operating Conditions*: R<sub>Pull-up</sub> = V<sub>Pull-up</sub> ÷ 5 mA. For this design, a standard 10-k $\Omega$  pull-up resistor is selected to <u>minimize</u> current draw when RESET is asserted. Keep in mind the lower the pull-up resistor, the higher V<sub>OL</sub>. The MR pin can be connected to an external signal if desired or left floating if not used due to the internal pull-up resistor to VDD.

## 9.2.1.3 Application Curves







#### 9.2.2 Design 2: Battery Voltage and Temperature Monitor

A typical application for the TPS3840 is battery voltage and temperature monitoring. The TPS3840 is offered in active-low or active-high output topologies and can operate above or below the voltage threshold meaning the device can be used as an undervoltage monitor as shown in Figure 50 or overvoltage monitor as shown in Figure 51. The TPS3840 can be used to monitor any rail above 1.6 V. In this design application, one TPS3840DL30 monitors the 3.3-V battery voltage rail and triggers an active-low reset fault condition if the battery voltage falls below the 3-V threshold. For overvoltage monitoring, another TPS3840DL30 monitors a 2.8-V battery and triggers a logic high at the 3-V threshold plus 100 mV hysteresis so at 3.1 V. Both applications monitor the battery temperature using TMP303, a push-pull, active-high temperature switch. A temperature fault is triggered if the battery temperature falls outside of a defined window temperature range set by the TMP303 variant chosen.





Figure 50. Low Battery Voltage and Window Temperature Monitoring Solution





### 9.2.2.1 Design Requirements

This design requires voltage and temperature supervision on a battery voltage rail and the requirements may differ depending on if undervoltage or overvoltage monitoring is required. For this design, both requirements are considered to show the flexibility of the TPS3840 device. The first application example shown in Figure 50 uses TPS3840DL30, an open-drain active-low voltage supervisor to monitoring undervoltage and TMP303, a push-pull active-high window temperature switch to monitor under and over temperature. For the undervoltage application, the TPS3840DL30 is operating in the inactive logic high region so an overvoltage fault occurs when the battery voltage falls below  $V_{IT-} = 3.0$  V or when the battery temperature is outside the range from 0°C to 60°C. The second application example uses TPS3840DL30 operating in the active-low region to monitor overvoltage and TMP303 to monitor under and over temperature. For the overvoltage requirement, the fault occurs when the battery voltage rises above 3.1 V or when the battery temperature is outside the range from 0°C to 60°C.



SNVSB03D – DECEMBER 2018 – REVISED JANUARY 2020

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT			
	Monitor 3.3-V battery for undervoltage condition	TPS3840 provides voltage monitoring with 1%			
Battery Voltage Supervision	Monitor 2.8-V battery for overvoltage condition	accuracy with device options available in 0.1 V variations. TPS3840DL30 triggers a reset when VDD falls below 3 V. TPS3840PH30 triggers a reset when VDD rises above 3 V plus hysteresis setting the overvoltage threshold to 3.1 V.			
Battery Temperature Supervision	Monitor battery temperature between 0°C and 60°C with 1°C resolution for undervoltage design	TMP303A monitors temperature within 0°C to 60°C with 1°C resolution. Note this is a push-pull, active-high output device.			
	Undervoltage: Active-Low, Open-Drain	TPS3840 is offered in Active-Low Open-drain,			
Output Topology	Overvoltage: Active-High, Push-Pull	Active-Low Push-Pull, and Active-High Push-Pull topologies			
Maximum device current consumption	10 μΑ	TPS3840 requires 350 nA (typical) and TMP303 requires 3.5 µA (typical)			
Delay when returning from fault condition	Delay of at least 6 seconds when returning from the fault to prevent operation in fault conditions	$C_{CT}$ = 10 µF sets 6.18 second delay			

## 9.2.2.2 Detailed Design Procedure

The primary constraint for this application is choosing the correct device to monitor the battery supply voltage. The TPS3840 can monitor any voltage between 1.6 V and 10 V and is available in 0.1 V increments. Depending on how far away from the nominal voltage rail the user wants the voltage supervisor to trigger determines the correct voltage supervisor variant to choose. In this design example, the TPS3840DL30 is chosen for both the undervoltage and overvoltage monitoring. For undervoltage monitoring, the undervoltage fault occurs when the 3.3-V rail falls to 3 V and for the overvoltage monitoring, the overvoltage fault occurs when the 2.8-V rail rises above the 3-V threshold (VIT-) plus 100mV hysteresis (VHYS). It's important to note that in the undervoltage application, the TPS3840 RESET output is logic high during normal conditions whereas in the overvoltage application, the TPS3840 RESET output is logic low during normal conditions which is the reason a single device can be used for either type of monitoring depending on the logic required at the output. The opposite RESET output logic is offered in the push-pull, active-high device TPS3840PH noted with the RESET output. The secondary constraint for this application is the battery temperature monitoring accomplished by the TMP303A. Typical Lithium Ion battery discharge temperature range is 0°C to 60°C which is accomplished by the 'A' variant of TMP303A. The TMP303A triggers a fault to the MR pin of the TPS3840 or directly to the battery charger whenever the temperature is outside of the temperature range. The TMP303A offers 1°C resolution to meet the high resolution requirement. Because the undervoltage monitor design uses TMP303A, a push-pull active-high output device, an additional inverter is required before the MR pin because during normal operation, the TMP303 output is low but the MR pin must be logic high during normal operation. If using two TPS3840 devices for both undervoltage and overvoltage monitoring on the same battery, only one single temperature monitoring device is required. The last constraint is the RESET/RESET time delay set by C<sub>CT</sub>. For applications with ambient temperatures ranging from -40°C to +125°C, C<sub>CT</sub> can be calculated using R<sub>CT</sub> and solving for C<sub>CT</sub> in Equation 2. By choosing a standard 10% capacitor value of 10 µF ensures the RESET/RESET time delay will be at least 6 seconds. Note: active-low devices use the output label RESET and active-high devices use the output label RESET.

A 0.1- $\mu$ F decoupling capacitor is connected to the VDD pin as a good analog design practice. The pull-up resistor is only required for the Open-Drain device variants and is calculated to maintain the RESET current within the ±5 mA limit found in the *Recommended Operating Conditions*:  $R_{Pull-up} = V_{Pull-up} \div 5$  mA. For this design, a 1-M $\Omega$  pull-up resistor is selected to minimize current draw when RESET is asserted and to prevent the battery from unnecessary discharge. Keep in mind the lowering the pull-up resistor, increases V<sub>OL</sub> and I<sub>OUT</sub>. The MR pin is used for a second fault condition provided by the temperature switch.

TEXAS INSTRUMENTS

www.ti.com

### 9.2.3 Design 3: Fast Start Undervoltage Supervisor with Level-shifted Input

A typical application for the TPS3840 is a fast startup undervoltage supervisor that operates with an input power supply higher than the recommended maximum of 10 V through the use of a resistor divider at the input as shown in Figure 52. The TPS3840 can be used to monitor any rail above 1.6 V and only requires maximum 350  $\mu$ s upon startup before the device can begin monitoring a voltage. In this design application, a TPS3840 monitors a 12-V rail and triggers a reset fault condition if the voltage rail voltage drops below 10 V using a TPS3840 device with V<sub>IT</sub> of 4.9 V. This design also accounts for a wide input range in the case the 12-V rail rises higher, the resistor divider is set so that the voltage at the VDD pin never exceeds 10 V. The resistor values must not be so large that the external resistor divider affects the accuracy or operation of the device. TPS3840 is available in both active-low and active-high topologies providing the flexibility to monitor undervoltage or overvoltage with either output logic. This design uses the active-low, open-drain TPS3840DL49 variant so that when the undervoltage condition occurs, that is when the voltage at VDD pin falls below the voltage threshold set by the external resistor divider, the output transitions to logic-low and can be used to flag an undervoltage condition or used to connect to the ENABLE of the next device to shut it off as a logic low on an ENABLE pin typically disables the device. In this design, the output of the TPS3840 simply connects to a MCU to flag an undervoltage condition.




Figure 52. Fast Start Undervoltage Supervisor with Level-shifted Input

#### 9.2.3.1 Design Requirements

This design requires voltage supervision on a 12-V power supply voltage rail with possibility of the 12-V rail rising up as high as 18 V. The undervoltage fault occurs when the power supply voltage drops below 10 V.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Power Rail Voltage Supervision	Monitor 12-V power supply for undervoltage condition, trigger a undervoltage fault at 10 V.	TPS3840 provides voltage monitoring with 1% accuracy with device options available in 0.1 V variations. The TPS3840 monitors voltages above 1.6 V.
Maximum Input Power	Operate with power supply input up to 18 V.	The TPS3840 limits VDD to 10 V but can monitor voltages higher than the maximum VDD voltage with the use of an external resistor divider.
Output logic voltage	3.3-V Open-Drain	3.3-V Open-Drain
Maximum device current consumption	35 $\mu$ A when power supply is at 18 V maximum	TPS3840 requires 350 nA (typical) and the external resistor divider will also consume current. There is a tradeoff between current consumption and voltage monitor accuracy but generally set the resistor divider to consume 100 times current into VDD.
Voltage Monitor Accuracy	Typical voltage monitor accuracy of 2.5%. This allows the voltage threshold to range between 11.75 V and 10.25 V.	The TPS3840 has 1% typical voltage monitor accuracy. By decreasing the ratio of resistor values, the resistor divider will consume more current but the accuracy will increase. The resistor tolerance also needs to be accounted for.
Delay when returning from fault condition	RESET delay of at least 200 ms when returning from a undervoltage fault.	$C_{CT} = 0.33 \ \mu F$ sets 204 ms delay



#### 9.2.3.2 Detailed Design Procedure

(8)

The primary constraint for this application is monitoring a 12-V rail while preventing the VDD pin on TPS3840 from exceeding the recommended maximum of 10 V. This is accomplished by sizing the resistor divider so that when the 12-V rail drops to 10 V, the VDD pin for TPS3840 will be at 4.9 V which is the  $V_{IT}$  threshold for triggering a undervoltage condition for TPS3840DL49 as shown in Equation 7.

$$V_{\text{rail trigger}} = V_{\text{IT-}} \times (R_{\text{top}} + R_{\text{bottom}}) \div R_{\text{bottom}}$$
(7)

where  $V_{rail\_trigger}$  is the trigger voltage of the rail being monitored,  $V_{IT}$  is the falling threshold on the VDD pin of TPS3840, and  $R_{top}$  and  $R_{bottom}$  are the top and bottom resistors of the external resistor divider. Be sure to size the resistor values such that the current through the external resistor divider is much greater than IDD to preserve voltage monitoring accuracy.  $V_{IT}$  is fixed per device variant and is 4.9 V for TPS3840DL49. Substituting in the values from Figure 52, the undervoltage trigger threshold for the rail is set to 10.045 V.

Since the undervoltage trigger of 10 V on the rail corresponds to 4.9 V undervoltage threshold trigger of the TPS3840 device, there is plenty of room for the rail to rise up while maintaining less than 10 V on the VDD pin of the TPS3840. Equation 8 shows the maximum rail voltage that still meets the 10 V maximum at the VDD pin for TPS3840.


$$V_{rail max} = 10 \text{ x} (10,500 + 10,000) \div 10,000 = 20.5 \text{ V}$$

This means the monitored voltage rail can go as high as 20.5 V and still not violate the recommended maximum for the VDD pin on TPS3840. This is useful when monitoring a voltage rail that has a wide range that may go much higher than the nominal rail voltage such as in this case with the specification that the 12-V rail can go as high as 18 V. Notice that the resistor values chosen are less than 100k $\Omega$  to preserve the accuracy set by the internal resistor divider. Good design practice recommends using a 0.1- $\mu$ F capacitor on the VDD pin and this capacitance may need to increase when using an external resistor divider.



#### 9.2.4 Design 4: Voltage Monitor with Back-up Battery Switchover

A typical application for the TPS3840 is to monitor a voltage rail and switch the power to a back-up battery if the main supply is in undervoltage condition. Because systems that utilize a back-up battery tend to require low quiescent current, TPS3840 serves as the perfect solution as this device only requires 350 nA typically. The TPS3840 monitors the main power rail via the VDD pin and when the main power rail falls, the RESET output asserts causing a switch to close on the back-up battery rail. The diodes provide an ORing logic function to prevent reverse leakage and to allow either rail to connect to the output depending on the status of the main voltage rail.



#### Figure 53. Voltage Monitor with Back-up Battery Switchover Solution

#### 9.2.4.1 Design Requirements

This design requires voltage supervision on a 5-V main supply voltage rail and when the main rail fails, switch to a back-up battery supply to prevent complete power loss in the system. The System Output must remain above 1.8 V even when the main supply completely fails. The design requires less than 500 nA of total current consumption and must prevent battery leakage when the battery is not being used. When the system is using the back-up battery and the main supply voltage rail comes back up, the system must switch back to the main power supply in less than 100 µs to save battery power.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Main Supply Voltage Supervision	Monitor 5-V main supply for undervoltage condition. When main supply drops below 3 V, switch to back-up battery.	TPS3840 provides voltage monitoring with 1% accuracy with device options available in 0.1 V variations. This design uses TPS3840PL30 to set the undervoltage trigger at 3 V.
Batck-up Battery Switchover	When undervoltage occurs on the main supply voltage rail, switch to the back-up batter.	When undervoltage occurs on the main supply rail, the PMOS switch closes allowing the back-up battery to connect to the system output. The diodes prevent reverse leakage and allow either power supply to connect to the system output.
Main Power Supply to Back-up Battery Switch Response Time	No more than 50 µs to switch to the back-up battery when the main power supply falls to undervoltage condition.	TPS3840 provides a propagation delay for VDD falling below the undervoltage threshold ( $t_{P_{-}HL}$ ) of 50 µs maximum to meet the requirement.
Back-up Battery to Main Power Supply Switch Back Response Time	Less than 100 µs when switching from back-up battery back to main power supply when undervoltage condition is removed.	By leaving $\overline{MR}$ disconnected, the $\overline{RESET}$ delay is set to a maximum of 50 µs to meet the requirement.
Device Current Consumption	500 nA	TPS3840 requires 350 nA (typical)
System Output Voltage	System Output must remain above 1.8 V in all cases	When the main 5-V rail is connected, the System Output will be the rail voltage minus a diode voltage drop so at least 3 V - 0.7 V ~ 2.3 V. When the voltage rail drops below 3 V, the back-up battery switches into the system and the System Output becomes the battery voltage minus a diode voltage drop so $3.3 V - 0.7 V ~ 2.6 V$ . The threshold at which the battery switches into the system directly depends on the TPS3840 variant chosen.




## TPS3840 SNVSB03D – DECEMBER 2018 – REVISED JANUARY 2020

## 9.2.4.2 Detailed Design Procedure

The primary constraints for this application are choosing the correct device variant for the monitored voltage and deciding the preferred solution to switch the back-up battery in and out of the system. For this design, the TPS3840PL30 provides an active-low, push-pull output topology that turns on the PFET when the 5-V rail monitored by VDD drops to 3.0 V. The diodes logically OR the power supply with the back-up battery and prevents reverse current leakage. Using this solution, the System Output voltage will follow the 5-V rail circumstances unless both the 5-V rail and back-up battery fail. The System Output voltage will follow the 5-V rail minus a diode drop until the 5-V rail drops to 3 V then the back-up battery switches into the system providing 3.3 V minus a diode drop to the System Output. When the 5-V rail comes back above 3.1 V accounting for hysteresis, the PFET turns off to disconnect the back-up battery from the system. Since this design disconnects the battery when not being used, this solution maximizes battery life.

## 9.2.5 Application Curve: TPS3840EVM

These application curves are taken with the *TPS3840EVM*. Please see the *TPS3840EVM User Guide* for more information.










Figure 56. TPS3840EVM RESET Time Delay (t<sub>D</sub>) with 1-µF Capacitor



## **10 Power Supply Recommendations**

These devices are designed to operate from an input supply with a voltage range between 1.5 V and 10 V. TI recommends an input supply capacitor between the VDD pin and GND pin. This device has a 12-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 12 V, additional precautions must be taken.

## 11 Layout


## 11.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a minimum 0.1- $\mu$ F ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CT pin, then minimize parasitic capacitance on this pin so the rest time delay is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a >0.1-µF ceramic capacitor as near as possible to the VDD pin.
- If a C<sub>CT</sub> capacitor is used, place these components as close as possible to the CT pin. If the CT pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin to <5 pF.</li>
- Place the pull-up resistors on RESET pin as close to the pin as possible.
- For  $V_{DD}$  slew rate >100mV/µs, increase input capacitor and pull-up resistor for OD variants.

## 11.2 Layout Example

The layout example in shows how the TPS3840 is laid out on a printed circuit board (PCB) with a user-defined delay.



Vias used to connect pins for application-specific connections

Figure 57. TPS3840 Recommended Layout



## **12 Device and Documentation Support**

## 12.1 Device Nomenclature

Table 2 shows how to decode the function of the device based on its part number

## Table 2. Device Naming Convention

DESCRIPTION	NOMENCLATURE	VALUE
Part number	TPS3840	TPS3840
Variant code (Output Topology)	DL	Open-Drain, Active-Low
	PH	Push-Pull, Active-High
	PL	Push-Pull, Active-Low
Detect Voltage Option	## (two characters)	Example: 16 stands for 1.6 V threshold
Package	DBV	SOT23-5
Reel	R	Large Reel

Table 3 shows the possible variants of the TPS3840. Contact Texas Instruments for details and availability of other options shown; minimum order quantities apply.

	PRODUCT		VOLTAGE THRESHOLD (V <sub>IT-</sub> )	HYSTERESIS (V <sub>HYST</sub> )
OPEN-DRAIN, ACTIVE-LOW	PUSH-PULL, ACTIVE-LOW	PUSH-PULL, ACTIVE-HIGH	TYP (V)	TYP (V)
TPS3840DL16	TPS3840PL16	TPS3840PH16	1.6	0.100
TPS3840DL17	TPS3840PL17	TPS3840PH17	1.7	0.100
TPS3840DL18	TPS3840PL18	TPS3840PH18	1.8	0.100
TPS3840DL19	TPS3840PL19	TPS3840PH19	1.9	0.100
TPS3840DL20	TPS3840PL20	TPS3840PH20	2.0	0.100
TPS3840DL21	TPS3840PL21	TPS3840PH21	2.1	0.100
TPS3840DL22	TPS3840PL22	TPS3840PH22	2.2	0.100
TPS3840DL23	TPS3840PL23	TPS3840PH23	2.3	0.100
TPS3840DL24	TPS3840PL24	TPS3840PH24	2.4	0.100
TPS3840DL25	TPS3840PL25	TPS3840PH25	2.5	0.100
TPS3840DL26	TPS3840PL26	TPS3840PH26	2.6	0.100
TPS3840DL27	TPS3840PL27	TPS3840PH27	2.7	0.100
TPS3840DL28	TPS3840PL28	TPS3840PH28	2.8	0.100
TPS3840DL29	TPS3840PL29	TPS3840PH29	2.9	0.100
TPS3840DL30	TPS3840PL30	TPS3840PH30	3.0	0.100
TPS3840DL31	TPS3840PL31	TPS3840PH31	3.1	0.100
TPS3840DL32	TPS3840PL32	TPS3840PH32	3.2	0.200
TPS3840DL33	TPS3840PL33	TPS3840PH33	3.3	0.200
TPS3840DL34	TPS3840PL34	TPS3840PH34	3.4	0.200
TPS3840DL35	TPS3840PL35	TPS3840PH35	3.5	0.200
TPS3840DL36	TPS3840PL36	TPS3840PH36	3.6	0.200
TPS3840DL37	TPS3840PL37	TPS3840PH37	3.7	0.200
TPS3840DL38	TPS3840PL38	TPS3840PH38	3.8	0.200
TPS3840DL39	TPS3840PL39	TPS3840PH39	3.9	0.200
TPS3840DL40	TPS3840PL40	TPS3840PH40	4.0	0.200
TPS3840DL41	TPS3840PL41	TPS3840PH41	4.1	0.200
TPS3840DL42	TPS3840PL42	TPS3840PH42	4.2	0.200
TPS3840DL43	TPS3840PL43	TPS3840PH43	4.3	0.200

#### Table 3. Device Threshold

Copyright © 2018–2020, Texas Instruments Incorporated

	PRODUCT								
OPEN-DRAIN, ACTIVE-LOW	PUSH-PULL, ACTIVE-LOW	PUSH-PULL, ACTIVE-HIGH	TYP (V)	TYP (V)					
TPS3840DL44	TPS3840PL44	TPS3840PH44	4.4	0.200					
TPS3840DL45	TPS3840PL45	TPS3840PH45	4.5	0.200					
TPS3840DL46	TPS3840PL46	TPS3840PH46	4.6	0.200					
TPS3840DL47	TPS3840PL47	TPS3840PH47	4.7	0.200					
TPS3840DL48	TPS3840PL48	TPS3840PH48	4.8	0.200					
TPS3840DL49	TPS3840PL49	TPS3840PH49	4.9	0.200					

## Table 3. Device Threshold (continued)

## 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3840DL16DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL16	Samples
TPS3840DL17DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL17	Samples
TPS3840DL18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL18	Samples
TPS3840DL19DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL19	Samples
TPS3840DL20DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL20	Samples
TPS3840DL22DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL22	Samples
TPS3840DL24DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL24	Samples
TPS3840DL25DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL25	Samples
TPS3840DL27DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL27	Samples
TPS3840DL28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL28	Samples
TPS3840DL29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL29	Samples
TPS3840DL30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL30	Samples
TPS3840DL31DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL31	Samples
TPS3840DL35DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL35	Samples
TPS3840DL40DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL40	Samples
TPS3840DL42DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL42	Samples
TPS3840DL44DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL44	Samples
TPS3840DL45DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL45	Samples
TPS3840DL46DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL46	Samples
TPS3840DL49DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL49	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3840PH18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH18	Samples
TPS3840PH19DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH19	Samples
TPS3840PH27DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH27	Samples
TPS3840PH30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH30	Samples
TPS3840PH40DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH40	Samples
TPS3840PH45DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH45	Samples
TPS3840PH49DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH49	Samples
TPS3840PL16DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL16	Samples
TPS3840PL18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL18	Samples
TPS3840PL20DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL20	Samples
TPS3840PL25DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL25	Samples
TPS3840PL26DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL26	Samples
TPS3840PL27DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL27	Samples
TPS3840PL28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL28	Samples
TPS3840PL29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL29	Samples
TPS3840PL30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL30	Samples
TPS3840PL31DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PL31	Samples
TPS3840PL33DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PL33	Samples
TPS3840PL34DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL34	Samples
TPS3840PL41DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PL41	Samples
TPS3840PL42DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL42	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS3840PL43DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL43	Samples
TPS3840PL45DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL45	Samples
TPS3840PL48DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL48	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### OTHER QUALIFIED VERSIONS OF TPS3840 :

• Automotive : TPS3840-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840DL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL17DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL17DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL20DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL20DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL22DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL24DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL24DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

# PACKAGE MATERIALS INFORMATION



www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840DL28DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL28DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL29DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL29DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL31DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL31DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL35DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL35DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL42DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL42DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL44DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL44DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL46DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL46DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL49DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL49DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH30DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS3840PH30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH49DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH49DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL20DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL20DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

# PACKAGE MATERIALS INFORMATION




www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840PL25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL26DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL26DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL28DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL29DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL29DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL31DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL33DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL34DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL34DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL41DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL42DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL42DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL43DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL43DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL48DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL48DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



# PACKAGE MATERIALS INFORMATION



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840DL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL17DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL17DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL20DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL20DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL22DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL24DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL24DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL28DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL28DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

# PACKAGE MATERIALS INFORMATION



www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840DL29DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL29DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL31DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL31DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL35DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL35DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL42DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL42DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL44DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL44DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL46DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL46DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
		DBV	5		210.0		
TPS3840PH27DBVR	SOT-23	1		3000		185.0	35.0
TPS3840PH27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH30DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS3840PH30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL20DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL20DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL26DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL26DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

# PACKAGE MATERIALS INFORMATION



www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840PL27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL28DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL29DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL29DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL31DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL33DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL34DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL34DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL41DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL42DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL42DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL43DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL43DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL48DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL48DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0005A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated