









TPS65130, TPS65131 SLVS493E - MARCH 2004 - REVISED APRIL 2022

TPS6513x Dual, Positive and Negative Output DC-DC Converter

1 Features

- Input voltage range: 2.7-V to 5.5-V
- V_{POS} positive boost converter output
 - Adjustable output: up to 15 V
 - Two switch current limit options: 0.8 A and 2 A
 - Conversion efficiency: up to 89%
- V_{NFG} negative inverting buck-boost converter output
 - Adjustable output: down to –15 V
 - Two switch current limit options: 0.8 A and 2 A
 - Conversion efficiency: up to 81%
- Control output for external P-channel FET supports complete disconnection from battery
- 1-µA shutdown current
- Individual enable inputs for flexible output sequencing
- Protection features
 - Overvoltage protection at V_{POS} and V_{NFG}
 - Input undervoltage lockout
 - Thermal shutdown protection
- 4-mm × 4-mm VQFN-24 package (RGE)

2 Applications

- LCD and AMOLED displays (approx. 4" to 17")
 - Personal electronics (notebook, monitor, gaming)
 - Building automation (elevator, thermostat)
 - Healthcare, fitness, EPOS, industrial HMI, test & measurement
- General-purpose split-rail supply
 - T&M, data acquisition, DACs, ADC
 - Differential audio PA supply
 - Factory automation and control input and output Modules
 - Differential OPAMP and comparator supply

3 Description

The TPS6513x device is a dual-output DC-DC converter supply that generates a positive output up to 15 V and a negative output down to -15 V. The converter maintains low output voltage ripple. Typically, the maximum output currents are in the 200mA to 500-mA range, depending on input voltage to output voltage ratio and the current limit option. The combined (V_{POS} and V_{NEG}) efficiency reaches 85% to keep systems cool or achieve a longer battery-ontime. The input voltage range of 2.7 V to 5.5 V allows the devices to be powered from batteries or from fixed 3.3-V or 5-V rails.

The converter operates with a fixed frequency PWM control topology and, when operating in powersave mode, uses a pulse-skipping mode at lightload currents. It operates with only 500-µA device quiescent current.


Independent enable pins allow flexible power-up and power-down sequencing for both outputs. The positive and negative outputs operate independently, allowing for non-symmetrical output voltages and currents.

The converter has an internal current limit, overvoltage protection, and a thermal shutdown for highest reliability under fault conditions. The converter is available in a 4-mm × 4-mm VQFN-24 package. The solution size is small with a minimum switching frequency of 1.25 MHz for smaller inductors and few other external components required.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS65130	VQFN (24)	4.00 mm × 4.00 mm
TPS65131	VQFN (24)	4.00 11111 ^ 4.00 11111

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application



	lable of	Contents	
1 Features		7.4 Device Functional Modes	
6.5 Electrical Characteristics	5 6 8 8	10.2 Receiving Notification of Documentation Updat 10.3 Support Resources 10.4 Trademarks 10.5 Electrostatic Discharge Caution 10.6 Glossary	es28 28 28
NOTE: Page numbers for previous revisions n Changes from Revision D (January 2016) to	-		Page
•	•	d cross-references throughout the document	

Changes from Revision C (June 2015) to Revision D (January 2016)

Moved Feature bullet "2.7-V to 5.5-V Input Voltage Range" to top of list and changed Applications bullet list.. 1

Changed ESD HBM specification from "±2000" to "±1000"......4 Changed text string in Section 8.2.2.1.1 description From "....to set the divider current at 5 µA or greater" To Corrected typographic error in x-axis labels for Figure 8-39, Figure 8-40, Figure 8-41, Figure 8-45, and Figure

Changes from Revision B (September 2004) to Revision C (March 2015)

Page

- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ______1
- Added, updated, and rearranged Thermal Information, Electrical Characteristics, Detailed Description



5 Pin Configuration and Functions




Figure 5-1. RGE Package, 24-PIN VQFN (Top View)

Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
AGND	19	_	Analog ground pin	
BSW	7	0	Gate control pin for external battery switch. This pin goes low when ENP is set high.	
CN	18	_	ompensation pin for inverting converter control	
СР	21	_	Compensation pin for boost converter control	
ENN	10	I	Enable pin for the negative output voltage (0 V: disabled, VIN: enabled)	
ENP	8	I	Enable pin for the positive output voltage (0 V: disabled, VIN: enabled)	
FBN	16	I	Feedback pin for the negative output voltage divider	
FBP	22	I	Feedback pin for the positive output voltage divider	
INN	5, 6	I	Inverting converter switch input	
INP	1, 24	I	Boost converter switch input.	
NC	12, 20	_	Not connected	
OUTN	13, 14	0	Inverting converter switch output.	
PGND	2, 3	_	Power ground pin	
PSN	11	I	Power-save mode enable for inverter stage (0 V: disabled, VIN: enabled)	
PSP	9	I	Power-save mode enable for boost converter stage (0 V: disabled, VIN: enabled)	
VIN	4	I	Control supply input	
VNEG	15	I	Negative output voltage sense input	
VPOS	23	I	Positive output voltage sense input	
VREF	17	0	Reference output voltage. Bypass this pin with a 220-nF capacitor to ground. Connect the ower resistor of the negative output voltage divider to this pin	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1)

·	J 1 J	MIN	MAX	UNIT
VIN, INN	Input voltage at pins (2)	-0.3	6	V
VPOS	Maximum voltage at pin (2)	-0.3	17	V
VNEG	Minimum voltage at pin (2)	-17	V _{IN} + 0.3	V
	Voltage at pins ENN, ENP, FBP, FBN, CN, CP, PSP, PSN, BSW (2)	-0.3	V _{IN} + 0.3	V
INP	Input voltage at pin (2)	-0.3	17	V
	Differential voltage between pins OUTN to V _{INN} ⁽²⁾	-0.3	24	V
TJ	Operating virtual junction temperature	-40	150	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JEDEC JS-002. ⁽²⁾	±750	V

6.3 Recommended Operating Conditions

over operating free-air temperature, unless otherwise noted

		MIN	MAX	UNIT
V _I , V _{IN} , V _{INN}	Application input voltage range, input voltage range at VIN and INN pins	2.7	5.5	V
V _{POS}	Adjustable output voltage range for the boost converter	V _I + 0.5	15	V
V _{NEG}	Adjustable output voltage range for the inverting converter	-15	-2	V
V _{ENN} , V _{ENP}	Enable signals voltage	0	5.5	V
V _{PSN} , V _{PSP}	Power-save mode enable signals voltage	0	5.5	V
T _A	Operating free-air temperature range	-40	85	°C
T _J	Operating junction temperature range	-40	125	°C

Product Folder Links: TPS65130 TPS65131

⁽²⁾ All voltage values are with respect to network ground terminal, unless otherwise noted.

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPS65130x	
	THERMAL METRIC(1)		UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	36.8	°C/W
R _{0JB}	Junction-to-board thermal resistance	12.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over the full recommended input voltage range 2.7 V \leq V_{IN} \leq 5.5 V and over the temperature range -40° C \leq T_J \leq 125 $^{\circ}$ C unless otherwise noted. Typical values apply for V_{IN} = 3.6 V and T_J = 25 $^{\circ}$ C.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC-DC STA	GE (V _{POS} , V _{NEG})					<u> </u>	
V _{POS}	Adjustable output voltag	e range		V _{IN} + 0.5 V		15	V
V _{NEG}	Adjustable output voltag	e range		-15		-2	V
V _{REF}	Reference voltage		I _{REF} = 10 μA	1.2	1.213	1.225	V
I _{FBP}	Positive feedback input l	bias current	V _{FBP} = V _{REF}		50		nA
I _{FBN}	Negative feedback input	bias current	V _{FBN} = 0.1 V _{REF}		50		nA
V _{FBP}	Positive feedback regula	ation voltage	V _{IN} = 2.7 V to 5.5 V	1.189	1.213	1.237	V
V_{FBN}	Negative feedback regul	ation voltage	V _{IN} = 2.7 V to 5.5 V	-0.024	0	0.024	V
	Total Output DC accurac	;y			3%		
	In the CN of the	4	V _{IN} = 3.6 V		440	620	
r _{DS(ON)(N)}	Inverter switch ON-resis	tance	V _{IN} = 5 V		330	530	mΩ
I _{LIMN}	TPS65130 Inverter switch	ch current limit	2.7 V < V _{IN} < 5.5 V	700	800	900	mA
I _{LIMN}	TPS65131 Inverter switch	ch current limit	V _{IN} = 3.6 V	1800	1950	2200	mA
	Boost switch ON-resistance		V _{POS} = 5 V		230	300	
r _{DS(ON)(P)}			V _{POS} = 10 V		170	200	mΩ
I _{LIMP}	TPS65130 Boost switch	current limit	2.7 V < V _{IN} < 5.5 V, V _{POS} = 8 V	700	800	900	mA
I _{LIMP}	TPS65131 Boost switch	current limit	V _{IN} = 3.6 V, V _{POS} = 8 V	1800	1950	2200	mA
CONTROL	STAGE						
V _{IH}	High level input voltage, PSP, PSN	ENP, ENN,		1.4			٧
V _{IL}	Low level input voltage, PSP, PSN	ENP, ENN,				0.4	٧
I _{IN}	Input current, ENP, ENN	, PSP, PSN	ENP, ENN, PSP, PSN = GND or V _{IN}		0.01	0.1	μA
R _{BSW}	Output resistance				27		kΩ
V _{IN}	Input voltage range			2.7		5.5	V
		VIN	$V_{IN} = 3.6 \text{ V}, I_{POS} = I_{NEG} = 0,$		300	500	μA
I_Q	Quiescent current	VPOS	$\begin{array}{c} V_{\text{IN}} = 5.5 \text{ V, IPOS} = I_{\text{NEG}} = 0, \\ \text{ENP} = \text{ENN} = \text{PSP} = \text{PSN} = \text{V}_{\text{IN}}, \end{array}$		100	120	μA
	VNEG		$V_{POS} = 8 \text{ V}, V_{NEG} = -5 \text{ V}$		100	120	μA
I _{SD}	Shutdown supply curren	t	ENN = ENP = GND		0.2	1.5	μA
V _{UVLO}	Undervoltage lockout thi	eshold		2.1	2.35	2.7	V



over the full recommended input voltage range 2.7 V \leq V_{IN} \leq 5.5 V and over the temperature range -40° C \leq T_J \leq 125°C unless otherwise noted. Typical values apply for V_{IN} = 3.6 V and T_J = 25°C.

PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
Thermal shutdown			150	°C
Thermal shutdown hysteresis	Junction temperature decreasing		5	°C

6.6 Switching Characteristics

over the full recommended input voltage range 2.7 V \leq V_{IN} \leq 5.5 V and over the temperature range -40° C \leq T_J \leq 125 $^{\circ}$ C unless otherwise noted. Typical values apply for V_{IN} = 3.6 V and T_J = 25 $^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUENCY						
f _S	Oscillator frequency		1250	1380	1500	kHz
DUTY CYCLE						
D _{MAXP}	Maximum duty cycle boost converter			87.5%		
D _{MAXN}	Maximum duty cycle inverting converter			87.5%		
D _{MINP}	Minimum duty cycle boost converter			12.5%		
D _{MINN}	Minimum duty cycle inverting converter			12.5%		

6.7 Typical Characteristics

At 25°C, unless otherwise noted.




Figure 6-1. TPS65130 Maximum Output Current (V_{POS}) vs Input Voltage




Figure 6-2. TPS65131 Maximum Output Current (V_{POS}) vs input Voltage

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




Figure 6-3. TPS65130 Maximum Output Current (V_{NEG}) vs Input Voltage




Figure 6-4. TPS65131 Maximum Output Current (V_{NEG}) vs Input Voltage




Figure 6-5. No Load Supply Current into V_{IN} vs Input Voltage




Figure 6-6. No Load Supply Current into V_{POS} vs Input Voltage





Figure 6-7. No Load Supply Current into V_{NEG} vs Input Voltage

7 Detailed Description

7.1 Overview

The TPS65130/1 operates with an input voltage range of 2.7 V to 5.5 V and can generate both a positive and negative output. Both converters work independently of each other. They only share a common clock and a common voltage reference. Both outputs are separately controlled by a fixed-frequency, pulse-width-modulated (PWM) regulator. In general, each converter operates at continuous conduction mode (CCM). At light loads, the negative converter can enter discontinuous conduction mode (DCM). As the load current decreases, the converters can enter a power-save mode if enabled. This works independently at both converters. Output voltages can go up to 15 V at the boost output and down to –15 V at the inverter output.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Power Conversion

Both converters operate in a fixed-frequency, PWM control scheme. So, the ON-time of the switches varies depending on input-to-output voltage ratio and the load. During this ON-time, the inductors connected to the converters charge with current. In the remaining time, the time period set by the fixed operating frequency, the inductors discharge into the output capacitors through the rectifier diodes. Usually at greater loads, the inductor currents are continuous. At lighter loads, the boost converter uses an additional internal switch to allow current flowing back to the input. This avoids inductor current becoming discontinuous in the boost converter. So, the boost converter is always controlled in a continuous current mode. At the inverting converter, during light loads, the inductor current can become discontinuous. In this case, the control circuit of the inverting controller output automatically takes care of these changing conditions to always operate with an optimum control setup.

7.3.2 Control

The controller circuits of both converters employ a fixed-frequency, multiple-feedforward controller topology. The circuits monitor input voltage, output voltage, and voltage drop across the switches. Changes in the operating conditions of the converters directly affect the duty cycle and must not take the indirect and slow way through the output voltage control loops. Measurement errors in this feedforward system are corrected by a self-learning control system. An external capacitor damps the output to avoid output-voltage steps due to output changes of this selflearning control system.

The voltage loops, determined by the error amplifiers, must only handle small signal errors. The error amplifiers feature internal compensation. Their inputs are the feedback voltages on the FBP and FBN pins. The device uses a comparison of these voltages with the internal reference voltage to generate an accurate and stable output voltage.

7.3.3 Enable

Both converters can be enabled or disabled individually. Applying a logic HIGH signal at the enable pins (ENP for the boost converter, ENN for the inverting converter) enables the corresponding output. After enabling, internal circuitry necessary to operate the specific converter turns on followed by the soft-start period.

Applying a low signal at the enable ENP or ENN pin shuts down the corresponding converter. When both enable pins are low, the device enters shutdown mode, where all internal circuitry turns off. At this point, the device consumes shutdown current flowing into the VIN pin. The output loads of the converters can be disconnected from the input, see Section 7.3.4.

7.3.4 Load Disconnect

The device supports completely disconnecting the load when the converters are disabled. For the inverting converter, the device turns off the internal PMOS switch. If the inverting converter is turned off, no DC current path remains which could discharge the battery or supply.

This is different for the boost converter. The external rectifying diode, together with the boost inductor, form a DC current path which could discharge the battery or supply if any load connects to the output. The device has no internal switch to prevent current from flowing. For this reason, the device offers a PMOS gate control output (BSW) to enable and disable a PMOS switch in this DC current path, ideally directly between the boost inductor and battery. To be able to fully disconnect the battery, the forward direction of the parasitic backgate diode of this switch must point to the battery or supply. The external PMOS switch, which connects to BSW, turns on when the boost converter is enabled and turns off when the boost converter is disabled.

7.3.5 Soft-Start

Both converters have implemented soft-start functions. When each converter is enabled, the implemented switch current limit ramps up slowly to its nominal programmed value in about 1 ms. Soft-start is implemented to limit the input current during start-up to avoid high peak currents at the battery which could interfere with other systems connected to the same battery. Without soft-start, the high input peak current could trigger the implemented switch current limit, which can lead to a significant voltage drops across the series resistance of the battery and its connections.

7.3.6 Overvoltage Protection

Both converters (boost and inverter) have implemented individual overvoltage protection. If the feedback voltage under normal operation exceeds the nominal value by typically 5%, the corresponding converter shuts down immediately to protect any connected circuitry from possible damage.

7.3.7 Undervoltage Lockout

An undervoltage lockout (UVLO) prevents the device from starting up and operating if the supply voltage at the VIN pin is lower than the undervoltage lockout threshold. For this case, the device automatically shuts down both converters when the supply voltage at VIN falls below this threshold. Nevertheless, parts of the control circuits remain active, which is different than device shutdown.

7.3.8 Overtemperature Shutdown

The device automatically shuts down both converters if the implemented internal temperature sensor detects a chip temperature above the thermal shutdown temperature. It automatically starts operating again when the chip temperature falls below this thermal shutdown temperature. The built-in hysteresis avoids undefined operation caused by ringing from shutdown and prevents operating at a temperature close to the overtemperature shutdown threshold.

7.4 Device Functional Modes

7.4.1 Power-Save Mode

The power-save mode can improve efficiency at light loads. In power-save mode, the converter only operates when the output voltage falls below the threshold voltage that is internally set by the device. The converter ramps up the output voltage with one or several operating pulses and goes again into power-save mode once the inductor current becomes discontinuous.

The PSN and PSP logic level selects between power-save mode and continuous-conduction mode. If the specific pins (PSP for the boost converter, PSN for the inverting converter) are HIGH, the power-save mode for the corresponding converter operates at light loads. Similarly, a LOW on the PSP pin or PSN pin disables the power-save mode for the corresponding converter.

7.4.2 Full Operation with $V_{IN} > 2.7 \text{ V}$

The recommended minimum input supply voltage for the TPS65130/1 device is 2.7 V. Above this voltage, the device achieves the performance described in this data sheet.

7.4.3 Limited Operation with $V_{UVLO} < V_{IN} < 2.7 \text{ V}$

With input supply voltages between V_{UVLO} and 2.7 V, the device continues to operate. No functions are disabled, but full performance is not ensured.

7.4.4 No Operation with $V_{IN} < V_{UVLO}$

The TPS6513x enters an undervoltage lockout condition when the input supply voltage is below the UVLO threshold. In this mode, all device functions are disabled, and the input supply current consumption is minimized. See also Section 7.3.7.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



8 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS6513x boost converter output voltage, V_{POS} , and the inverting converter output voltage, V_{NEG} , require external components to set the required output voltages. The valid output voltage ranges are as shown in *Recommended Operating Conditions*. The following sections show a typical application example with different output voltage settings and guidance for external component choices.

8.2 Typical Application




Figure 8-1. Typical Application



8.2.1 Design Requirements

Figure 8-1 uses the following parameters:

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMP	LE VALUE
Input voltage range	2.7 V to 5.5 V	
Boost converter output voltage, V _{POS}	R1 = 1 MΩ R2 = 130kΩ C9 = 6.8 pF	10.5 V
Inverting converter output voltage, V _{NEG}	R3 = 1 MΩ R4 = 121.2 kΩ C10 = 7.5 pF	-10 V

Table 8-2. List of Components

REFERENCE	SETUP	VALUE, DESCRIPTION
C1, C2		4.7 μF, ceramic, 6.3 V, X5R
C3		0.1 μF, ceramic, 10 V, X5R
C4, C5		4 x 4.7 μF, ceramic, 25 V, X7R
C6	_	10 nF, ceramic, 16 V, X7R
C7		4.7 nF, 50 V, C0G
C8		220 nF, ceramic, 6.3 V, X5R
R1	V _{POS} = 10.5 V	1 ΜΩ
R1	V _{POS} = 15 V	975 kΩ
R2	V _{POS} = 10.5 V	130 kΩ
	V _{POS} = 15 V	85.8 kΩ
D2	V _{NEG} = -10 V	1 ΜΩ
R3	V _{NEG} = -15 V	1.3 ΜΩ
R4	V _{NEG} = -10 V	121.2 kΩ
K4	V _{NEG} = -15 V	104.8 kΩ
R7		100 Ω
D1, D2		Schottky, 1 A, 20 V, Onsemi MBRM120
L1, L2	_	Wurth Elektronik 7447789004 (TPS65130), EPCOS B82462-G4472 (TPS65131)
Q1		MOSFET, P-channel, 12 V, 4 A, Vishay Si2323DS

8.2.2 Detailed Design Procedure

The TPS65130/1 DC-DC converter is intended for systems typically powered by a single-cell Li-ion or Li-polymer battery with a terminal voltage from 2.7 V up to 4.2 V. Because the recommended input voltage goes up to 5.5 V, the device is also suitable for 3-cell alkaline, NiCd, or NiMH batteries, as well as any regulated supply voltages from 2.7 V to 5.5 V. It provides two independent output voltage rails which are programmed as follows.

8.2.2.1 Programming the Output Voltage

8.2.2.1.1 Boost Converter

The output voltage of the TPS65130/1 boost converter stage can be adjusted with an external resistor divider connected to the FBP pin. The typical value of the voltage at the FBP pin is the reference voltage, which is 1.213 V. The maximum recommended output voltage at the boost converter is 15 V. To achieve appropriate accuracy, the current through the feedback divider should be about 100 times greater than the current into the FBP pin. Typical current into the FBP pin is 0.05 μ A, and the voltage across R2 is 1.213 V. Based on those values, the recommended value for R2 should be lower than 200 k Ω to set the divider current at 5 μ A to 10 μ A.

Calculate the value of resistor R1, as a function of the needed output voltage (V_{POS}), with Equation 1:

$$R1 = R2 \times \left(\frac{V_{POS}}{V_{ref}} - 1\right)$$
 (1)

In this example, with R2 = 130 k Ω , choose R1 = 1 M Ω to set V_{POS} = 10.5 V.

8.2.2.1.2 Inverting Converter

The output voltage of the inverting converter stage can also be adjusted with an external resistor divider. It must be connected to the FBN pin. Unlike the feedback divider at the boost converter, the reference point of the feedback divider is not GND but V_{REF} . So the typical value of the voltage at the FBN pin is 0 V. The minimum recommended output voltage at the inverting converter is -15 V. Feedback divider current considerations are similar to the considerations at the boost converter. For the same reasons, the feedback divider current should be in the range of 5 μ A or greater. The voltage across R4 is 1.213 V. Based on those values, the recommended value for R4 should be lower than 200 k Ω to set the divider current at the required value.

Calculate the value of resistor R3, as a function of the needed output voltage (V_{NEG}), with Equation 2:

$$R3 = -R4 \times \left(\frac{V_{NEG}}{V_{ref}}\right)$$
 (2)

In this example, with R4 = 121.2 k Ω , choose R3 = 1 M Ω to set V_{NEG} = -10 V.

8.2.2.2 Inductor Selection

An inductive converter normally requires two main passive components for storing energy during the conversion. Therefore, each converter requires an inductor and a storage capacitor. In selecting the right inductor, TI recommends keeping the possible peak inductor current below the current limit threshold of the power switch in the chosen configuration. For example, the current limit threshold of the switch for the boost converter and for the inverting converters is nominally 800 mA for the TPS65130 device and 1950 mA for TPS65131 device. The highest peak current through the switches and the inductor depend on the output load, the input voltage (V_{IN}) , and the output voltages (V_{POS}, V_{NEG}) . Use Equation 3 to estimate the peak inductor current in the boost converter, I_{L-P} . Equation 4 shows the corresponding formula for the inverting converter, I_{L-N} .

$$I_{(L-P)} = \frac{V_{POS}}{V_I \times 0.64} \times I_{POS}$$
(3)

$$I_{(L-N)} = \frac{V_I - V_{NEG}}{V_I \times 0.64} \times I_{NEG}$$
(4)

The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is advisable to work with a ripple of less than 20% of the average inductor current. A smaller ripple reduces the losses in the inductor, as well as output voltage ripple and EMI. But in the same way, output voltage regulation gets slower, causing greater voltage changes at fast load changes. In addition, a larger inductor usually increases the total system cost. Keep those parameters in mind and calculate the possible inductor value with Equation 5 for the boost converter and Equation 6 for the inverting converter.

$$L1 = \frac{V_{I} \times (V_{POS} - V_{I})}{\Delta I_{(L-P)} \times f \times V_{POS}}$$
(5)

$$L2 = \frac{V_{I} \times V_{NEG}}{\Delta I_{(L-N)} \times f \times (V_{NEG} - V_{I})}$$
(6)

Parameter f is the switching frequency. For the boost converter, ΔI_{L-P} is the ripple current in the inductor, that is, 20% of I_{L-P} . Accordingly, for the inverting converter, ΔI_{L-N} is the ripple current in the inductor, that is, 20% of I_{L-N} . V_I is the input voltage, which is 3.3 V in this example. So, the calculated inductance value for the boost inductor

is $5.1~\mu H$ and for the inverting converter inductor is $5.1~\mu H$. With these calculated values and the calculated currents, it is possible to choose a suitable inductor.

In typical applications, the recommendation is to choose a $4.7-\mu H$ inductor. The device is optimized to work with inductance values from $3.3~\mu H$ to $6.8~\mu H$. Nevertheless, operation with greater inductance values may be possible in some applications. Perform detailed stability analysis in this case. Be aware of the possibility that load transients and losses in the circuit can lead to higher currents than estimated in Equation 3 and Equation 4. Also, the losses caused by magnetic hysteresis and conductor resistance are a major parameter for total circuit efficiency.

Table 8-3 shows inductors from different suppliers used with the TPS65130/1 converter:

Table 8-3. List of Inductors						
VENDOR ⁽¹⁾	INDUCTOR SERIES					
EPCOS	B8246284-G4					
Wurth Elektronik	7447789XXX					
	744031XXX					
TDK	VLF3010					
IDK	VLF4012					
Cooper Electronics Technologies	SD12					

(1) See Third-party Products Disclaimer

8.2.2.3 Capacitor Selection

8.2.2.3.1 Input Capacitor

As a recommendation, choose an input capacitors of at least 4.7 µF for the input of the boost converter (INP) and accordingly for the input of the inverting converter (INN). This improves transient behavior of the regulators and EMI behavior of the total power-supply circuit. Choose a ceramic capacitor or a tantalum capacitor. For the use of a tantalum capacitor, an additional, smaller ceramic capacitor (100 nF) in parallel is required. Place the input capacitor(s) close to the input pins..

8.2.2.3.2 Output Capacitors

One of the major parameters necessary to define the capacitance value of the output capacitor is the maximum allowed output voltage ripple of the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR. It is possible to calculate the minimum capacitance needed for the defined ripple, supposing that the ESR is zero. Use Equation 7 for the boost converter output capacitor (C4min) and Equation 8 for the inverting converter output capacitor (C5min).

$$C4min = \frac{I_{POS} \times (V_{POS} - V_{I})}{f \times \Delta V_{POS} \times V_{POS}}$$
(7)

$$C5min = \frac{I_{NEG} \times V_{NEG}}{f \times \Delta V_{NEG} \times (V_{NEG} - V_{I})}$$
(8)

The parameter f is the switching frequency. ΔV_{POS} and ΔV_{NEG} are the maximum allowed ripple voltages for each converter. Choosing a ripple voltage in the range of 10 mV requires a minimum capacitance of 12 μ F. The total ripple is larger due to the ESR of the output capacitor. Use Equation 9 for he boost converter and Equation 10 for the inverting converter to calculate this additional ripple component.

$$\Delta V_{(ESR-P)} = I_{POS} \times R_{(ESR-C4)}$$
(9)

$$\Delta V_{(ESR-N)} = I_{NEG} \times R_{(ESR-C5)}$$
(10)

In this example, an additional ripple of 2 mV is the result of using a typical ceramic capacitor with an ESR in the $10\text{-m}\Omega$ range. The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. In this example, the total ripple is 10 mV.

Load transients can create additional ripple. When the load current increases rapidly, the output capacitor must provide the additional current until the inductor current increases by the control loop which sets a higher ON-time (duty cycle) of the main switch. The higher duty cycle results in longer inductor charging periods. The inductance itself also limits the rate of increase of the inductor current. When the load current decreases rapidly, the output capacitor must store the excess energy (stored in the inductor) until the regulator has decreased the inductor current by reducing the duty cycle. TI recommends using greater capacitance values, as the foregoing calculations show.

8.2.2.4 Rectifier Diode Selection

Both converters (the boost and inverting converter) require rectifier diodes, D1 and D2. As a recommendation, to reduce losses, use Schottky diodes. The forward current rating needed is equal to the maximum output current. Consider that the maximum currents, I_{POS} max and I_{NEG} max, might differ for V_{POS} and V_{NEG} when choosing the diodes.

8.2.2.5 External PMOS Selection

During shutdown, when connected to a power supply, a path from the power supply to the positive output conducts through the inductor and an external diode. Optionally, to fully disconnect the positive output V_{POS} during shutdown, add an external PMOS (Q1). The BSW pin controls the gate of the PMOS. When choosing a proper PMOS, the V_{GS} and V_{GD} voltage ratings must cover the input voltage range, the drain current rating must not be lower than the maximum input current flowing into the application, and conditions of the PMOS operating area must fit.

If there is no intention to use an external PMOS, leave the BSW pin floating.

8.2.2.6 Stabilizing the Control Loop

8.2.2.6.1 Feedforward Capacitor

As a recommendation, to speed up the control loop, place feedforward capacitors in the feedback divider, parallel to R1 (boost converter) and R3 (inverting converter). Equation 11 shows how to calculate the appropriate value for the boost converter, and Equation 12 for the inverting converter.

$$C9 = \frac{6.8 \ \mu s}{R1} \tag{11}$$

$$C10 = \frac{7.5 \ \mu s}{R3} \tag{12}$$

To avoid coupling noise into the control loop from the feedforward capacitors, the feedforward effect can be bandwidth-limited by adding a series resistor. Any value from 10 k Ω to 100 k Ω is suitable. The greater the resistance, the lower the noise coupled into the control loop system.

8.2.2.6.2 Compensation Capacitors

The device features completely internally compensated control loops for both converters. The internal feedforward system has built-in error correction which requires external capacitors. As a recommendation, use a 10-nF capacitor at the CP pin of the boost converter and a 4.7-nF capacitor at the CN pin of the inverting converter.

8.2.3 Analog Supply Filter

To ensure a noise free voltage supply of the IC, it is recommended to add an RC or LC filter between INN and VIN pins.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



8.2.3.1 RC-Filter

For most applications an RC filter can be used with a resistance value of 100 Ω minimum and capacitor value of 0.1 μ F as in the application example Figure 8-1.

8.2.3.2 LC-Filter

For applications where input voltages V_I with a fast rising edge (slew rate ≥ 275 mV/ μ s) are expected, it is recommended to replace the resistor R7 with a ferrite bead to minimize the delay between the signals on the INN pin and VIN pin. Select a ferrite bead with the lowest possible DCR and a proper current rating, such as BLM18KG101TN1 for example. A conservative approach for the current rating specification is to set it at 1.5 times or twice the maximum input current.

Table 8-4. List of Ferrite Beads

VENDOR	FERRITE BEAD SERIES					
Murata	BLMxKG					

8.2.4 Application Curves

Table 8-5. Table of Figures

FIGURE	DESCRIPTION
Figure 8-2	TPS65130 efficiency versus output current, V _{POS} = 5 V
Figure 8-3	TPS65131 efficiency versus output current, V _{POS} = 5 V
Figure 8-4	TPS65130 efficiency versus output current, V _{POS} = 8 V
Figure 8-5	TPS65131 efficiency versus output current, V _{POS} = 10 V
Figure 8-6	TPS65130 efficiency versus output current, V _{POS} = 12 V
Figure 8-7	TPS65131 efficiency versus output current, V _{POS} = 15 V
Figure 8-8	TPS65130 efficiency versus output current, V _{NEG} = –4 V, (V _{IN} = 4 V, 3 V)
Figure 8-9	TPS65131 efficiency versus output current, V _{NEG} = –4 V, (V _{IN} = 5 V, 3 V)
Figure 8-10	TPS65130 efficiency versus output current, V _{NEG} = -8 V, (V _{IN} = 4.2 V, 3 V)
Figure 8-11	TPS65131 efficiency versus output current, V _{NEG} = -10 V, (V _{IN} = 5 V, 3 V)
Figure 8-12	TPS65130 efficiency versus output current, V _{NEG} = -10 V, (V _{IN} = 4.2 V, 3 V)
Figure 8-13	TPS65131 efficiency versus output current, V _{NEG} = –15 V, (V _{IN} = 5 V, 3 V)
Figure 8-14	TPS65130 efficiency versus input voltage, V _{POS} = 5 V in power-save mode
Figure 8-15	TPS65130 efficiency versus input voltage, V _{POS} = 8 V in power-save mode
Figure 8-16	TPS65130 efficiency versus input voltage, V _{POS} = 12 V in power-save mode
Figure 8-17	TPS65130 efficiency versus input voltage, V _{NEG} = –4 V in power-save mode
Figure 8-18	TPS65130 efficiency versus input voltage, V _{NEG} = –8 V in power-save mode
Figure 8-19	TPS65130 efficiency versus input voltage, V _{NEG} = -10 V in power-save mode
Figure 8-20	TPS65130 efficiency versus output current, V_O = 13.5 V (+9 V, -4.5 V), (V_{IN} = 4.2 V, 3 V)
Figure 8-21	TPS65131 efficiency versus output current, V _O = 30 V (±15 V, (V _{IN} 5 V, 3 V)
Figure 8-22	TPS65130 efficiency versus input voltage, V _O = 13.5 V (9 V, –4.5 V) in power save mode
Figure 8-23	TPS65130 output voltage versus output current, V _{POS} = 5 V, V _{IN} = 3 V
Figure 8-24	TPS65131 output voltage versus output current, V _{POS} = 5 V, V _{IN} = 4.2 V
Figure 8-25	TPS65130 output voltage versus output current, V _{POS} = 8 V, V _{IN} = 3 V
Figure 8-26	TPS65131 output voltage versus output current, V _{POS} = 10 V, V _{IN} = 5 V
Figure 8-27	TPS65130 output voltage versus output current, V _{POS} = 12 V (V _{IN} = 3 V)
Figure 8-28	TPS65131 output voltage versus output current, V _{POS} = 15 V (V _{IN} = 5 V)
Figure 8-29	TPS65130 output voltage versus output current, V_{NEG} = -4 V, V_{IN} = 3 V
Figure 8-30	TPS65131 output voltage versus output current, V _{NEG} = –4 V, V _{IN} = 5 V
Figure 8-31	TPS65130 output voltage versus output current, V _{NEG} = –8 V, V _{IN} = 3 V
Figure 8-32	TPS65131 output voltage versus output current, V _{NEG} = –10 V, V _{IN} = 5 V


Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




Table 8-5. Table of Figures (continued)

FIGURE	DESCRIPTION
Figure 8-33	TPS65130 output voltage versus output current, V _{NEG} = –10 V, V _{IN} = 3 V
Figure 8-34	TPS65131 output voltage versus output current, V _{NEG} = –15 V, V _{IN} = 5 V
Figure 8-35	Positive output voltage in continuous current mode
Figure 8-36	Negative output voltage in continuous current mode
Figure 8-37	Positive output voltage at power-save mode disabled
Figure 8-38	Negative output voltage at power-save mode disabled
Figure 8-39	Positive output voltage in power-save mode, V _I = 3.6 V, V _{POS} = 5.5 V
Figure 8-40	Negative output voltage in power-save mode, V _I = 3.6 V, V _{NEG} = -8 V
Figure 8-41	Load transient response, V _I = 3.6 V, V _{POS} = 8 V
Figure 8-42	Load transient response, V _I = 3.6 V, V _{NEG} = -8 V
Figure 8-43	Line transient response, V _I = 3.6 V to 4.2 V, V _{POS} = 8 V
Figure 8-44	Line transient response, V _I = 3.6 V to 4.2 V, V _{NEG} = -8 V
Figure 8-45	Start-up after enable, V _{POS} = 8 V, V _I = 3.6 V
Figure 8-46	Start-up after enable, V _{NEG} = –8 V, V _I = 3.6 V



V_{IN} = 4.2 V Power-Save Mode 90 80 70 Efficiency - % 60 50 40 30 20 Forced PWM TPS65131 10 V_{POS} = 5 V 0.1 10 100 1000 I_O - Output Current - mA Figure 8-3. TPS65131 Efficiency vs Output Current

Figure 8-2. TPS65130 Efficiency vs Output Current





90 Power-Save Mode V_{IN} = 5 V V_{IN} = 3 V

Currerit | Figi


Figure 8-5. TPS65131 Efficiency vs Output Current














Figure 8-24. TPS65131 Output Voltage vs Output Current




Figure 8-25. TPS65130 Output Voltage vs Output Current




Figure 8-26. TPS65131 Output Voltage vs Output Current




Figure 8-27. TPS65130 Output Voltage vs Output Current




Figure 8-28. TPS65131 Output Voltage vs Output Current




Figure 8-29. TPS65130 Output Voltage vs Output Current






Figure 8-30. TPS65131 Output Voltage vs Output Current




Figure 8-31. TPS65130 Output Voltage vs Output Current




Figure 8-32. TPS65131 Output Voltage vs Output Current




Figure 8-33. TPS65130 Output Voltage vs Output Current




Figure 8-34. TPS65131 Output Voltage vs Output Current




Figure 8-35. V_{POS} in Continuous Current Mode

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




Figure 8-36. V_{NEG} in Continuous Current Mode




Figure 8-37. V POS at Power-Save Mode Disabled




Figure 8-38. V_{NEG} at Power-Save Mode Disabled




Figure 8-39. V_{POS} in Power-Save Mode




Figure 8-40. V_{NEG} in Power-Save Mode





Figure 8-41. Load Transient Response





Time (500 μs/div)
Figure 8-46. Start-up After Enable



Power Supply Recommendations

The input voltage ranges from 2.7 V to 5.5 V for the TPS6513x. Consequently, the supply can come, for example, from a 3.3-V or 5-V rail. If the device starts into load during the soft-start phase, the drawn input current can be higher than during post-start operation. Consider the application requirements when selecting the power supply. To avoid unintended toggling of the undervoltage lockout protection, connect the TPS6513x device through a low-impedance path to the power supply.



9 Layout

9.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. Improper layout might show the symptoms of poor line or load regulation, ground and output voltage shifts, stability issues, unsatisfying EMI behavior or worsened efficiency. Therefore, use wide and short traces for the main current paths and for the power ground tracks. The input capacitors (C1, C2, C3), output capacitors (C4, C5), the inductors (L1, L2), and the rectifying diodes (D1, D2) should be placed as close as possible to the IC to keep parasitic inductances low. Use a wide power ground (PGND) plane. Connect the analog ground pin (AGND) to the PGND plane. Further, connect the PGND plane with the exposed thermal pad. Place the feedback dividers as close as possible to the control pin (boost converter) or the VREF pin (inverting converter) of the IC.

9.2 Layout Example




Figure 9-1. Layout Recommendation (TPS65130 and TPS65131)

9.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues, such as thermal coupling, airflow, added heatsinks and convection surfaces, and the presence of heat-generating components affect the power-dissipation limits of a given component.

These three basic approaches enhance thermal performance:

- Improving the power dissipation capability of the PCB design.
- Improving the thermal coupling of the component to the PCB.
- Introducing airflow to the system.



www.ti.com

The recommended device junction temperature range, T_J, is -40°C to 125°C. The thermal resistance of the 24pin QFN, 4–mm × 4–mm package (RGE) is $R_{\theta JA}$ = 34.1°C/W. The recommended operating ambient temperature range for the device is $T_A = -40$ °C to 85°C. Use Equation 13 to calculate the maximum power dissipation, P_D max, as a function of T_A . In this equation, use T_J = 125°C to operate the device within the recommended temperature range, use T_J = T_{TS} to determine the absolute maximum threshold when the device might go into thermal shutdown. If the maximum ambient temperature of the application is lower, more heat dissipation is possible.

$$P_{D} \max = \frac{T_{J} - T_{A}}{R_{\theta J A}}$$
(13)

10 Device and Documentation Support

10.1 Device Support

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Mar-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65130RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS65130RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS65131RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS65131RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 24-Mar-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65130RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS65130RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS65131RGER	VQFN	RGE	24	3000	552.0	367.0	36.0
TPS65131RGET	VQFN	RGE	24	250	552.0	185.0	36.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Mar-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS65131RGER	RGE	VQFN	24	3000	381	5.79	2286	0
TPS65131RGERG4	RGE	VQFN	24	3000	381	5.79	2286	0
TPS65131RGET	RGE	VQFN	24	250	381	5.79	2286	0
TPS65131RGETG4	RGE	VQFN	24	250	381	5.79	2286	0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated