



SLVS566C - MARCH 2005 - REVISED MARCH 2013

BIAS POWER SUPPLY FOR TV AND MONITOR TFT LCD PANELS

Check for Samples: TPS65160, TPS65160A

FEATURES

- 8-V to 14-V Input Voltage Range
- V_s Output Voltage Range up to 20 V
- 1% Accurate Boost Converter With 2.8-A Switch Current
- 1.5% accurate 1.8-A Step-Down Converter
- 500-kHz/750-kHz Fixed Switching Frequency
- Negative Charge Pump Driver for VGL
- Positive Charge Pump Driver for VGH
- Adjustable Sequencing for VGL, VGH
- Gate Drive Signal to Drive External MOSFET


- Internal and Adjustable Soft Start
- Short-Circuit Protection
- 23-V (TPS65160) Overvoltage Protection
- 19.5-V (TPS65160A) Overvoltage Protection
- Thermal Shutdown
- Available in HTSSOP-28 Package

APPLICATIONS

• TFT LCD Displays for Monitor and LCD TV

DESCRIPTION

The TPS65160 offers a compact power supply solution to provide all four voltages required by thin-film transistor (TFT) LCD panel. With its high current capabilities, the device is ideal for large screen monitor panels and LCD TV applications.



TYPICAL APPLICATION

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

The device can be powered directly from a 12-V input voltage generating the bias voltages VGH and VGL, as well as the source voltage V_S and logic voltage for the LCD panels. The device consists of a boost converter to provide the source voltage V_S and a step-down converter to provide the logic voltage for the system. A positive and a negative charge-pump driver provide adjustable regulated output voltages VGL and VGH to bias the TFT. Both boost and step-down converters, as well as the charge-pump driver, operate with a fixed switching frequency of 500 kHz or 750 kHz, selectable by the FREQ pin. The TPS65160 includes adjustable power-on sequencing. The device includes safety features like overvoltage protection of the boost converter and short-circuit protection of the buck converter, as well as thermal shutdown. Additionally, the device incorporates a gate drive signal to control an isolation MOSFET switch in series with V_S or VGH. See the application circuits at the end of this data sheet.

		•			
T _A	UVLO (typ)	Overvoltage protection Vs (typ)	ORDERING	PACKAGE ⁽²⁾	PACKAGE MARKING
40°C to 95°C	6 V	23 V	TPS65160PWP	HTSSOP28 (PWP)	TPS65160
–40°C to 85°C	8 V	19.5 V	TPS65160APWP	HTSSOP28 (PWP)	TPS65160A

ORDERING INFORMATION (1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) The PWP package is available taped and reeled. Add R-suffix to the device type (TPS65160PWPR) to order the device taped and reeled. The TPS65160PWPR package has quantities of 2000 devices per reel. Without suffix, the TPS65160PWP is shipped in tubes with 50 devices per tube.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

UNIT
–0.3 V to 16.5 V
–0.3 V to 15 V
25 V
20 V
25 V
See Dissipation Rating Table
–40°C to 150°C
–65°C to 150°C
260°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

DISSIPATION RATINGS

PACKAGE	RTH _{JA}	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
28-Pin HTSSOP	28°C/W (PowerPAD ⁽¹⁾ soldered)	3.57 W	1.96 W	1.42 W

(1) See Texas Instruments application report SLMA002 regarding thermal characteristics of the PowerPAD package.



www.ti.com

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
Vs	Output voltage range of the main boost converter	TPS65160			20	V
	TPS65160A				17.5	V
V _{SUP}	Maximum operating voltage at the charge-pump dri	ver supply pin SUP			15	V
<u>^</u>	Input capacitor at VINB			2x22		μF
C _{IN}	Input capacitor AVIN			1		μF
	Inductor boost converter ⁽¹⁾			10		
L	Inductor buck converter ⁽¹⁾			15		μH
V _{LOGIC}	Output voltage range of the step-down converter VLOGIC		1.8		5.0	V
<u>^</u>	Output capacitor boost converter			3x22		
Co	Output capacitor buck converter			2x22		μF
T _A	Operating ambient temperature		-40		85	°C
TJ	Operating junction temperature		-40		125	°C

(1) See application section for further information.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12 V, SUP = V_{IN} , EN1 = EN2 = V_{IN} , V_S = 15 V, V_{LOGIC} = 3.3 V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETE	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPL	Y CURRENT						
		TPS65160		8		14	V
V _{IN}	Input voltage range	TPS65160A		9.2		14	V
1	Quiescent current into AVIN		$VGH = 2 \times V_S$, Boost converter not switching		0.2	2	mA
I _{QIN}	Quiescent current into VINB		VGH = $2 \times V_S$, Buck converter not switching		0.2	0.5	ША
	Shutdown current into AVIN		EN1 = EN2 = GND		0.1	2	۸
I _{SD}	Shutdown current into VINB		EN1 = EN2 = GND		0.1	2	μA
	Shutdown current into SUP		EN1 = EN2 = GND		0.1	4	μA
I _{SUP}	Quiescent current into SUP		$VGH = 2 \times V_S$		0.2	2	mA
V		TPS65160	V _{IN} falling		6	6.4	V
V _{UVLO}	Undervoltage lockout threshold	TPS65160A	V _{IN} falling		8	8.8	V
V_{REF}	Reference voltage			1.203	1.213	1.223	V
	Thermal shutdown		Temperature rising		155		°C
	Thermal shutdown hysteresis				5		°C
LOGIC	SIGNALS EN1, EN2, FREQ						
V _{IH}	High-level input voltage EN1, EN	2		2.0			V
V _{IL}	Low-level input voltage EN1, EN	2				0.8	V
V _{IH}	High-level input voltage FREQ			1.7			V
V _{IL}	Low-level input voltage FREQ					0.4	V
l _l	Input leakage current		EN1 = EN2 = FREQ = GND or V _{IN}		0.01	0.1	μA
CONTR	ROL AND SOFT START DLY1, DL	Y2, SS	· · ·				
I _{DLY1}	Delay1 charge current			3.3	4.8	6.2	μA
I _{DLY2}	Delay2 charge current		V _{THRESHOLD} = 1.213 V	3.3	4.8	6.2	μA
I _{SS}	SS charge current			6	9	12	μA

Copyright © 2005–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12 V, SUP = V_{IN} , EN1 = EN2 = V_{IN} , V_S = 15 V, V_{LOGIC} = 3.3 V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERN	NAL OSCILLATOR						
,			FREQ = high	600	750	900	
fosc	Oscillator frequency		FREQ = low	400	500	600	kHz
BOOST	CONVERTER (V _S)			I.			
		TPS65160				20	V
Vs	Output voltage range	TPS65160A				17.5	V
V _{FB}	Feedback regulation voltage			1.136	1.146	1.156	V
I _{FB}	Feedback input bias current				10	100	nA
	N-MOSFET on-resistance (Q1)		I _{SW} = 500 mA		100	185	mΩ
r _{DS(on)}	P-MOSFET on-resistance (Q2)		I _{SW} = 200 mA		10	16	Ω
I _{MAX}	Maximum P-MOSFET peak swi	tch current				1	А
I _{LIM}	N-MOSFET switch current limit	(Q1)		2.8	3.5	4.2	А
lleak	Switch leakage current		V _{SW} = 15 V		1	10	μA
1/		TPS65160	V _{OUT} rising	22	23	24.5	V
Vovp	Overvoltage protection	TPS65160A	V _{OUT} rising	18	19.5	20.5	V
	Line regulation		10.6 V ≤ Vin ≤ 11.6 V at 1 mA		0.0008		%/V
	Load regulation				0.03		%/A
GATE [DRIVE (GD)						
V_{GD}	Gate drive threshold ⁽¹⁾		V _{FB} rising	Vs-12%	Vs-8%	Vs-4%	V
V _{OL}	GD output low voltage		I _(sink) = 500 μA			0.3	V
	GD output leakage current		VGD = 20 V		0.05	1	μA
STEP-D	OOWN CONVERTER (V _{LOGIC})						
V _{LOGIC}	Output voltage range			1.8		5	V
V_{FBB}	Feedback regulation voltage			1.195	1.213	1.231	V
I_{FBB}	Feedback input bias current				10	100	nA
r _{DS(ON)}	N-MOSFET on-resistance (Q1)		I _{SW} = 500 mA		175	300	mΩ
I _{LIM}	N-MOSFET switch current limit	(Q1)		2	2.6	3.3	А
lleak	Switch leakage current		$V_{SW} = 0 V$		1	10	μA
	Line regulation		$10.6 \text{ V} \le \text{V}_{IN} \le 11.6 \text{ V}$ at 1 mA		0.0018		%/V
	Load regulation				0.037		%/A

(1) The GD signal is latched low when the main boost converter output V_S is within regulation. The GD signal is reset when the input voltage or enable of the boost converter is cycled low.

Copyright © 2005–2013, Texas Instruments Incorporated



www.ti.com


ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12 V, SUP = V_{IN} , EN1 = EN2 = V_{IN} , V_S = 15 V, V_{LOGIC} = 3.3 V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NEGAT	IVE CHARGE-PUMP VGL	i				
VGL	Output voltage range				-2	V
V _{FBN}	Feedback regulation voltage		-36	0	36	mV
I _{FBN}	Feedback input bias current			10	100	nA
r _{DS(ON)}	Q4 P-Channel switch r _{DS(ON)}	I _{OUT} = 20 mA		4.4		Ω
V	Current sink voltoge dren ⁽²⁾	I _{DRN} = 50 mA, V _{FBN} = V _{FBNnominal} −5%		130	190	
V _{DropN}	Current sink voltage drop ⁽²⁾	I _{DRN} = 100 mA, V _{FBN} = V _{FBNnominal} –5%		270	420	mV
POSITIVE CHARGE-PUMP OUTPUT VGH						
V _{FBP}	Feedback regulation voltage		1.187	1.213	1.238	V
I _{FBP}	Feedback input bias current			10	100	nA
r _{DS(ON)}	Q3 N-Channel switch r _{DS(ON)}	I _{OUT} = 20 mA		1.1		Ω
	Current source voltage drop	I _{DRP} = 50 mA, V _{FBP} = V _{FBPnominal} –5%		400	680	
V _{DropP}	(Vsup – V _{DRP}) ⁽³⁾	I _{DRP} = 100 mA, V _{FBP} = V _{FBPnominal} –5%		850	1600	- mV

(2) The maximum charge-pump output current is typically half the drive current of the internal current source or current sink.

(3) The maximum charge-pump output current is typically half the drive current of the internal current source or current sink.



NOTE: The thermally enhanced PowerPAD[™] is connected to PGND.

www.ti.com

NSTRUMENTS

Texas

TERMINAL FUNCTIONS

NAME NO. VO DESCRIPTION SUP 8 1 This is the supply pin of the positive and negative charge-pump driver and can be connected to the input of the TPS65160 for an output voltage greater than 15 V. FREQ 12 1 Frequency adjust pin. This pin allows setting the switching frequency with a logic level to 500 kHz = high. AVIN 22 1 Analog input voltage of the device. This is the input for the analog circuits of the device and should be by with a 1-µF ceramic capacitor for good filtering. VINB 20,21 1 Analog input voltage of the device. This is the input for the analog circuits of the device and should be by with a 1-µF ceramic capacitor for good filtering. VINB 20,21 1 Analog input voltage pin for the buck converter. EN1 16 1 This is the enable pin of the buck converter. EN1 16 1 This is the enable pin of the buck converter. The boost converter starts only with KH1 = high, after the step-down converter and a logic tow shuts down the device and a logic tow shut down the device and bogic low shut the the device. BEN 11 0 Drive pin of the negative charge pump. When this pin is pulled high, the boost converters and pogic low shut the device. BEN 11 0	
SUP 8 1 of the TPS65160 main boost converter. Because the SUP pin is rated to a maximum voltage of 15 V, it in be connected to the input of the TPS65160 for an output voltage greater than 15 V. FREQ 12 1 Frequency adjust pin. This pin allows setting the switching frequency with a logic level to 500 kHz = low in 750 kHz = high. AVIN 22 1 Analog input voltage of the device. This is the input for the analog circuits of the device and should be by with a 1-µE ceramic capacitor for good filtering. VINB 20, 21 1 Power input voltage pin for the buck converter. EN1 16 1 This is the enable pin of the buck converter and negative charge pump. When this pin is pulled high, the converter starts only with EN1 = high, after the step-down converter is anabled. EN2 is the end the boost converter starts only with EN1 = high, after the step-down converter is anabled. EN2 is the end to the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. EN2 9 1 The boost converter starts only with EN1 = high, after the step-down converter is enabled. EN2 is the end to the boost converter and positive charge pump. When this pin esoft-start is device. BN 11 0 Drive pin of the negative charge pump. EN2 9 1 Feedback pin of negative charge pump. EN3	
HECU 12 1 750 kHz = high. 1 AVIN 22 1 Analog input voltage of the device. This is the input for the analog circuits of the device and should be by with a 1-µF ceramic capacitor for good filtering. VINB 20, 21 1 Power input voltage of the buck converter. EN1 16 1 This is the enable pin of the buck converter and negative charge pump. When this pin is pulled high, the converter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin m terminated and not be left floating. A logic high enables the device and a logic tow shuts down the device the boost converter starts only with EN1 = high, after the step-down converter is enabled. EN2 is the en of the boost converter starts only with EN1 = high, after the step-down converter is enabled. EN2 is the en of the boost converter and positive charge pump. When this pin is pulled high, the device. DRN 11 O Drive pin of the negative charge pump. FBN 13 1 Feedback pin of negative charge pump. FBN 13 1 Feedback pin of negative charge pump. SS 28 0 Internal reference output typically 1.213 V PGND 6, 7 Power ground Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-dr converter output high) to VS Boost converter and positive charge-pump VGH during start-up.	
KNN 22 1 with a 1-µF ceramic capacitor for good filtering. VINB 20, 21 1 Power input voltage pin for the buck converter. EN1 16 1 Power input voltage pin for the buck converter and negative charge pump. When this pin is pulled high, the converter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin m terminated and not be left floating. A logic high enables the device and a logic low shuts down the device of the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. DRN 11 O Drive pin of the negative charge pump. FBN 13 I Feedback pin of negative charge pump. REF 24 O Internal reference output typically 1.213 V PGND 6, 7 Power ground Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-dr converter output high) to VG_L during start-up. DLY1 25 O Connecting a capacitor from this pin to GND allows th	and
EN1161This is the enable pin of the buck converter and negative charge pump. When this pin is pulled high, the converter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin m terminated and not be left floating. A logic high enables the device and a logic low shuts down the deviceEN291The boost converter starts only with EN1 = high, after the step-down converter is enabled. EN2 is the en of the boost converter and positive charge pump. When this pin is pulled high, the boost converter and p of the boost converter and positive charge pump.EN2910Drive pin of the negative charge pump.EN3110Drive pin of the negative charge pump.FBN131Feedback pin of negative charge pump.REF2400Internal reference output typically 1.213 VPGND6, 7Power groundSS280This pin allows setting the soft-start time.DLY1250Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-do converter output high) to V _S Boost converter. A small capacitor and, if required, a resistor is connected to this pin.FBB151Feedback pin of the buck converterSWB18OSwitch pin of the buck converterSWB18O<	ypassed
EN116Iconverter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin m terminated and not be left floating. A logic high enables the device and a logic low shuts down the deviceEN29IThe boost converter starts only with EN1 = high, after the step-down converter is enabled. EN2 is the en of the boost converter and positive charge pump. When this pin is pulled high, the boost converter and p charge pump starts up after the buck converter is within regulation and a delay time set by DLY2 has par This pin must be terminated and not be left floating. A logic high enables the device and a logic low shut the device.DRN110Drive pin of the negative charge pump.FBN13IFeedback pin of negative charge pump.REF240Internal reference output typically 1.213 VPGND6, 7Power groundSS280Connecting a capacitor from this pin to GND allows the setting of the delay time between VLOGIC (step-do converter output high) to VGL during start-up.DLY1250Connecting a capacitor from this pin to GND allows the setting of the delay time between VLOGIC (step-do converter output high) to Vg Boost converter. A small capacitor and, if required, a resistor is connected to this pin.FBB15IFeedback pin of the buck converterNC19Not connectedBOOT17INot connectedBOOT17INot connectedBOOT17IFeedback pin of positive charge pump.FBP14IFeedback pin of positive charge pump.FBP <td></td>	
EN29Iof the boost converter and positive charge pump. When this pin is pulled high, the boost converter and p charge pump starts up after the buck converter is within regulation and a delay time set by DLY2 has par This pin must be terminated and not be left floating. A logic high enables the device and a logic low shut the device.DRN11ODrive pin of the negative charge pump.FBN13IFeedback pin of negative charge pump.REF24OInternal reference output typically 1.213 VPGND6, 7Power groundSS28OThis pin allows setting the soft-start time for the main boost converter Vs. Typically a 22-nF capacitor net connecting a capacitor from this pin to GND allows the setting of the delay time between VLOGIC (step-dd converter output high) to VGL during start-up.DLY125OConnecting a capacitor from this pin to GND allows the setting of the delay time between VLOGIC (step-dd converter output high) to Vs Boost converter and positive charge-pump VGH during start-up.COMP2OThis is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin.FBB151Feedback pin of the buck converterNC19Not connectedBOOT171N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from this pin.FBP141Feedback pin of positive charge pump.FBP141Feedback pin of positive charge pump.FBP141Feedback pin of positive charge pump.FBP <t< td=""><td>nust be</td></t<>	nust be
FBN 13 I Feedback pin of negative charge pump. REF 24 O Internal reference output typically 1.213 V PGND 6, 7 Power ground SS 28 O This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor new connected to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-de converter output high) to VGL during start-up. DLY2 26 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-de converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10	ositive ssed by.
REF 24 0 Internal reference output typically 1.213 V PGND 6, 7 Power ground SS 28 0 This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor need connected to this pin to set the soft-start time. DLY1 25 0 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-de converter output high) to VGL during start-up. DLY2 26 0 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-de converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected Not connected BOOT 17 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. GRD 27 This is the gate drive pin which can be used to control an external MOSFET switch to provide input to ou isolation of V _S or VGH. See the circuit diagrams at the e	
PGND 6, 7 Power ground SS 28 O This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor new connected to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-do converter output high) to VGL during start-up. DLY2 26 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-do converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. DRP 10 O Drive pin of the positive charge pump. GD 27 This is the gate drive pin which can be used to control an external MOSFET	
SS 28 O This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor need to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-de converter output high) to VGL during start-up. DLY2 26 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-de converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-de converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 I Peedback pin of positive charge pump. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. DRP 10 O Drive pi	
SS 28 0 connected to this pin to set the soft-start time. DLY1 25 0 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-do converter output high) to VGL during start-up. DLY2 26 0 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-do converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 1 Feedback pin of the buck converter SWB 18 0 Switch pin of the buck converter NC 19 Not connected BOOT 17 1 N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 1 Feedback pin of positive charge pump. DRP 10 0 Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to out isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	
DLY1 23 0 converter output high) to VGL during start-up. DLY2 26 0 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-do converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to ou isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	eds to be
DLT2 26 0 converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to our isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	own
COMP 2 connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. GD 27 This is the gate drive pin which can be used to control an external MOSFET switch to provide input to our isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	own
SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to ou isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	3
NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to ou isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	
BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. Image: CP 27 This is the gate drive pin which can be used to control an external MOSFET switch to provide input to ou isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	
BOOT 17 1 this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. GD 27 This is the gate drive pin which can be used to control an external MOSFET switch to provide input to ou isolation of Vs or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	
DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to our isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	SWB to
This is the gate drive pin which can be used to control an external MOSFET switch to provide input to our isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output	
CD 27 isolation of Vs or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain outpu	
impedance when the EN2 input voltage is cycled low.	ut and is
GND 23 Analog ground	
OS 3 I Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection com This pin needs to be connected to the output of the boost converter and cannot be connected to any other rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace OS pin needs to be wide because it conducts high current.	er voltage
FB 1 I Feedback of the main boost converter generating Vsource (V _S).	
SW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	
PowerPAD The PowerPAD needs to be connected and soldered to power ground (PGND).	

Copyright © 2005–2013, Texas Instruments Incorporated

EXAS


INSTRUMENTS

SLVS566C-MARCH 2005-REVISED MARCH 2013


TYPICAL CHARACTERISTICS

Table 1. TABLE OF GRAPHS


			FIGURE
MAIN BO	OST CONVERTER (Vs)		+
η	Efficiency main boost converter Vs	vs Load current $V_S = 15 V, V_{IN} = 12 V$	1
r _{DS(ON)}	N-channel main switch Q1	vs Input voltage and temperature	2
	Soft-start boost converter	C _{SS} = 22 nF	3
	PWM operation at full-load current		4
	PWM operation at light-load current		5
	Load transient response		6
STEP-DO	WN CONVERTER (Vlogic)		
η	Efficiency main boost converter V_S	vs Load current V_{LOGIC} = 3.3 V,V = 12 V	7
IN ^r ds(on)	N-channel main switch Q1		8
	PWM operation - continuous mode		9
	PWM operation - discontinuous mode		10
	Soft start		11
	Load transient response		12
SYSTEM	PERFORMANCE		
f _{osc}	Oscillation frequency	vs Input voltage and temperature	13
	Power-up sequencing	EN2 connected to V _{IN}	14
	Power-up sequencing	EN2 enabled seperately	15














Copyright © 2005–2013, Texas Instruments Incorporated











Copyright © 2005–2013, Texas Instruments Incorporated



SLVS566C-MARCH 2005-REVISED MARCH 2013





Figure 15.



www.ti.com

BLOCK DIAGRAM





SLVS566C - MARCH 2005 - REVISED MARCH 2013

DETAILED DESCRIPTION

Boost Converter

The main boost converter operates in pulse-width modulation (PWM) and at a fixed switching frequency of 500 kHz or 750 kHz set by the FREQ pin. The converter uses an unique fast response, voltage-mode controller scheme with input voltage feedforward. This achieves excellent line and load regulation (0.03%-A load regulation typical) and allows the use of small external components. To add higher flexibility to the selection of external component values, the device uses external loop compensation. Although the boost converter looks like a nonsynchronous boost converter topology operating in discontinuous conduction mode at light load, the TPS65160 maintains continuous conduction even at light-load currents. This is achieved with a novel architecture using an external Schottky diode with an integrated MOSFET in parallel connected between SW and OS. See the Functional Block Diagram. The intention of this MOSFET is to allow the current to go negative that occurs at light-load conditions. For this purpose, a small integrated P-Channel MOSFET with typically 10- Ω r_{DS(on)} is sufficient. When the inductor current is positive, the external Schottky diode with the lower forward voltage conducts the current. This causes the converter to operate with a fixed frequency in continuous conduction mode over the entire load current range. This avoids the ringing on the switch pin as seen with standard nonsynchronous boost converter and allows a simpler compensation for the boost converter.

Soft Start (Boost Converter)

The main boost converter has an adjustable soft start to prevent high inrush current during start-up. The soft-start time is set by the external capacitor connected to the SS pin. The capacitor connected to the SS pin is charged with a constant current that increases the voltage on the SS pin. The internal current limit is proportional to the voltage on the soft-start pin. When the threshold voltage of the internal soft-start comparator is reached, the full current limit is released. The larger the soft-start capacitor value, the longer the soft-start time.

Overvoltage Protection of the Boost Converter

The main boost converter has an overvoltage protection to protect the main switch Q2 at pin (SW) in case the feedback (FB) pin is floating or shorted to GND. In such an event, the output voltage rises and is monitored with the overvoltage protection comparator over the OS pin. See the functional block diagram. As soon as the comparator trips at typically 23 V, TPS65160, (19 V, TPS65160A), the boost converter turns the N-Channel MOSFET switch off. The output voltage falls below the overvoltage threshold and the converter continues to operate.

Frequency Select Pin (FREQ)

The frequency select pin (FREQ) allows setting the switching frequency of the entire device to 500 kHz (FREQ = low) or 750 kHz (FREQ = high). A lower switching frequency gives a higher efficiency with a slightly reduced load transient regulation.

Thermal Shutdown

A thermal shutdown is implemented to prevent damage caused by excessive heat and power dissipation. Typically, the thermal shutdown threshold is 155°C.

Step-Down Converter

The nonsynchronous step-down converter operates at a fixed switching frequency using a fast response voltage mode topology with input voltage feedforward. This topology allows simple internal compensation, and it is designed to operate with ceramic output capacitors. The converter drives an internal 2.6-A N-channel MOSFET switch. The MOSFET driver is referenced to the switch pin SWB. The N-channel MOSFET requires a gate drive voltage higher than the switch pin to turn the N-Channel MOSFET on. This is accomplished by a bootstrap gate drive circuit running of the step-down converter switch pin. When the switch pin SWB is at ground, the bootstrap capacitor is charged to 8 V. This way, the N-channel gate drive voltage is typically around 8 V.



Soft Start (Step-Down Converter)

To avoid high inrush current during start-up, an internal soft start is implemented in the TPS65160. When the step-down converter is enabled over EN1, its reference voltage slowly rises from zero to its power-good threshold of typically 90% of Vref. When the reference voltage reaches this power-good threshold, the error amplifier is released to its normal operation at its normal duty cycle. To further limit the inrush current during soft start, the converter frequency is set to 1/4th of the switching frequency fs and then 1/2 of fs determined by the comparator that monitors the feedback voltage. See the internal block diagram. Soft start is typically completed within 1 ms.

Short-Circuit Protection (Step-Down Converter)

To limit the short-circuit current, the device has a cycle-by-cycle current limit. To avoid the short-circuit current rising above the internal current limit when the output is shorted to GND, the switching frequency is reduced as well. This is implemented by two comparators monitoring the feedback voltage. The step-down converter switching frequency is reduced to 1/2 of fs when the feedback is below 0.9 V and to 1/4th of the switching frequency when the feedback voltage is below 0.6 V.

Positive Charge Pump

The positive charge pump provides a regulated output voltage set by the external resistor divider. Figure 16 shows an extract of the positive charge-pump driver circuit. The maximum voltage which can be applied to the charge-pump driver supply pin, SUP, is 15 V. For applications where the boost converter voltage Vs is higher than 15 V, the SUP pin needs to be connected to the input. The operation of the charge-pump driver can be understood best with Figure 16. During the first cycle, Q3 is turned on and the flying capacitor Cfly charges to the source voltage, Vs. During the next clock cycle, Q3 is turned off and the current source charges the drive pin, DRP, up to the supply voltage, VSUP. Because the flying capacitor voltage sits on top of the drive pin voltage, the maximum output voltage is Vsup+Vs.




Figure 16. Extract of the Positive Charge-Pump Driver

If higher output voltages are required, another charge-pump stage can be added to the output. Setting the output voltage:

$$V_{out} = 1.213 \times \left(1 + \frac{R5}{R6}\right)$$

R5 = R6 × $\left(\frac{V_{out}}{V_{FB}} - 1\right)$ = R6 × $\left(\frac{V_{out}}{1.213} - 1\right)$



Negative Charge Pump

The negative charge pump provides a regulated output voltage set by the external resistor divider. The negative charge pump operates similar to the positive charge pump with the difference that the voltage on the supply pin, SUP, is inverted. The maximum negative output voltage is $VGL = (-V_{SUP}) + Vdrop$. Vdrop is the voltage drop across the external diodes and internal charge-pump MOSFETs. In case VGL needs to be lower than $-V_S$, an additional charge-pump stage needs to be added.

Setting the output voltage:

$$V_{out} = -V_{REF} \times \frac{R3}{R4} = -1.213 \text{ V} \times \frac{R3}{R4}$$
$$R3 = R4 \times \frac{|V_{out}|}{V_{REF}} = R4 \times \frac{|V_{out}|}{1.213}$$

The lower feedback resistor value, R4, should be in a range between 40 k Ω to 120 k Ω or the overall feedback resistance should be within 500 k Ω to 1 M Ω . Smaller values load the reference too heavily, and larger values may cause stability problems. The negative charge pump requires two external Schottky diodes. The peak current rating of the Schottky diode has to be twice the load current of the output. For a 20-mA output current, the dual-Schottky diode BAT54 is a good choice.

Power-On Sequencing (EN1, EN2, DLY1, DLY2)

The TPS65160 has an adjustable power-on sequencing set by the capacitors connected to DLY1 and DLY2 and controlled by EN1 and EN2. Pulling EN1 high enables the step-down converter and then the negative charge-pump driver. DLY1 sets the delay time between the step-down converter and negative charge-pump driver. EN2 enables the boost converter and positive charge-pump driver at the same time. DLY2 sets the delay time between the step-down converter Vs. This is especially useful to adjust the delay when EN2 is always connected to Vin. If EN2 goes high after the step-down converter is already enabled, then the delay DLY2 starts when EN2 goes high. See Figure 17 and Figure 18.




Figure 17. Power-On Sequencing With EN2 Always High (EN2=Vin)




Figure 18. Power-On Sequencing Using EN1 and EN2

Setting the Delay Times DLY1, DLY2

Connecting an external capacitor to the DLY1 and DLY2 pins sets the delay time. If no delay time is required, these pins can be left open. To set the delay time, the external capacitor connected to DLY1 and DLY2 is charged with a constant current source of typically 4.8 μ A. The delay time is terminated when the capacitor voltage has reached the internal reference voltage of Vref = 1.213 V. The external delay capacitor is calculated:

$$C_{dly} = \frac{4.8 \ \mu A \times td}{Vref} = \frac{4.8 \ \mu A \times td}{1.213 \ V}$$
 with td = Desired delay time

Example for setting a delay time of 2.3 mS:

$$C_{dly} = = \frac{4.8 \ \mu A \times 2.3 \ ms}{1.213 \ V} = 9.4 \ nF \Rightarrow Cdly = 10 \ nF$$

Gate Drive Pin (GD)

This is an open-drain output that goes low when the boost converter, Vs, is within regulation. The gate drive pin GD remains low until the input voltage or enable EN2 is cycled to ground.

Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout is included which shuts down the device at voltages lower than 6 V.

Input Capacitor Selection

For good input voltage filtering, low ESR ceramic capacitors are recommended. The TPS65160 has an analog input, AVIN, and two input pins for the buck converter VINB. A 1- μ F input capacitor should be connected directly from the AVIN to GND. Two 22- μ F ceramic capacitors are connected in parallel from the buck converter input VINB to GND. For better input voltage filtering, the input capacitor values can be increased. See Table 2 and the Application Information section for input capacitor recommendations.



www.ti.com

Table 2. Input Capacitor Selection

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER	COMMENTS
22 µF/1210	16 V	Taiyo Yuden EMK325BY226MM	C _{IN} (VINB)
1 µF/1206	16 V	Taiyo Yuden EMK316BJ106KL	C _{IN} (AVIN)

Boost Converter Design Procedure

The first step in the design procedure is to verify whether the maximum possible output current of the boost converter supports the specific application requirements. A simple approach is to use the converter efficiency, by taking the efficiency numbers from the provided efficiency curves or to use a worst-case assumption for the expected efficiency, e.g., 80%.

1. Duty Cycle:

$$\mathsf{D} = 1 - \frac{\mathsf{Vin} \times \eta}{\mathsf{Vout}}$$

2. Maximum output current: $I_{avg} = (1 - D) \times Isw = \frac{Vin}{Vout} \times 2.8 \text{ A with } Isw = minimum switch current of the TPS65160 (2.8 A).$

3. Peak switch current:

swpeak =
$$\frac{\text{Vin} \times \text{D}}{2 \times fs \times \text{L}} + \frac{\text{I}_{out}}{1 - \text{D}}$$

With

Isw = converter switch current (minimum switch current limit = 2.8 A)

fs = converter switching frequency (typical 500 kHz/750 kHz)

T

L = Selected inductor value

 η = Estimated converter efficiency (use the number from the efficiency curves or 0.8 as an estimation)

The peak switch current is the steady-state peak switch current that the integrated switch, inductor, and external Schottky diode must be able to handle. The calculation must be done for the minimum input voltage where the peak switch current is highest.

Inductor Selection (Boost Converter)

The TPS65160 operates typically with a 10- μ H inductor. Other possible inductor values are 6.8- μ H or 22- μ H. The main parameter for the inductor selection is the saturation current of the inductor, which should be higher than the peak switch current as previously calculated, with additional margin to cover for heavy load transients. The alternative, more conservative approach, is to choose the inductor with saturation current at least as high as the typical switch current limit of 3.5 A. The second important parameter is the inductor DC resistance. Usually, the lower the DC resistance the higher the efficiency. The efficiency difference between different inductors can vary between 2% to 10%. Possible inductors are shown in Table 3.

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	Isat/DCR
22 µH	Coilcraft MSS1038-103NX	10,2 × 10,2 × 3,6	2.9 A/73 mΩ
22 µH	Coilcraft DO3316-103	12,85 × 9,4 × 5,21	3.8 A/38 mΩ
10 µH	Sumida CDRH8D43-100	8,3 × 8,3 × 4,5	4.0 A/29 mΩ
10 µH	Sumida CDH74-100	7,3 × 8,0 × 5,2	2.75 A/43 mΩ
10 µH	Coilcraft MSS1038-103NX	10,2 × 10,2 × 3,6	4.4 A/35 mΩ
6.8 µH	Wuerth Elektronik 7447789006	7,3 × 7,3 × 3,2	2.5 A/44 mΩ

Table 3. Inductor Selection (Boost Converter)

Output Capacitor Selection (Boost Converter)

For best output voltage filtering, a low ESR output capacitor is recommended. Ceramic capacitors have a low ESR value and work best with the TPS65160. Usually, three 22- μ F ceramic output capacitors in parallel are sufficient for most applications. If a lower voltage drop during load transients is required, more output capacitance can be added. See Table 4 for the selection of the output capacitor.

Copyright © 2005–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Table 4. Output Capacitor Selection (Boost Converter)

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER
22 µF/1812	16 V	Taiyo Yuden EMK432BJ226MM

Rectifier Diode Selection (Boost Converter)

To achieve high efficiency, a Schottky diode should be used. The reverse voltage rating should be higher than the maximum output voltage of the converter. The average rectified forward-current rating needed for the Schottky diode is calculated as the off-time of the converter times the maximum switch current of the TPS65160:

$$\mathsf{D} = 1 - \frac{\mathsf{Vout}}{\mathsf{Vin}}$$

$$I_{avg} = (1 - D) \times Isw = \frac{Vin}{Vout} \times 2.8 A$$
 with $Isw =$ minimum switch current of the TPS65160 (2.8 A).

Usually, a Schottky diode with 2-A maximum average rectified forward-current rating is sufficient for most applications. Secondly, the Schottky rectifier has to be able to dissipate the power. The dissipated power is the average rectified forward current times the diode forward voltage.

 $P_D = I_{avg} \times V_F = Isw \times (1 \times D) \times V_F$ (with Isw = minimum switch current of the TPS65160 (2.6 A)

CURRENT RATING	Vr	V _{forward}	Rθ _{JA}	SIZE	COMPONENT SUPPLIER						
3 A	20 V	0.36 at 3 A	46°C/W	SMC	MBRS320, International Rectifier						
2 A	20 V	0.44 V at 3 A	75°C/W	SMB	SL22, Vishay Semiconductor						
2 A	20 V	0.5 at 2 A	75°C/W	SMB	SS22, Fairchild Semiconductor						

Table 5. Rectifier Diode Selection (Boost Converter)

Setting the Output Voltage and Selecting the Feedforward Capacitor (Boost Converter)

The output voltage is set by the external resistor divider and is calculated as:

$$V_{out} = 1.146 V \times \left(1 + \frac{R1}{R2}\right)$$

Across the upper resistor, a bypass capacitor is required to achieve a good load transients response and to have a stable converter loop. Together with R1, the bypass capacitor Cff sets a zero in the control loop. Depending on the inductor value, the zero frequency needs to be set. For a 6.8- μ H or 10- μ H inductor, fz = 10 kHz and for a 22- μ H inductor, fz = 7 kHz.

$$Cff = \frac{1}{2 \times \pi \times f_Z \times R1} = \frac{1}{2 \times \pi \times 10 \text{ kHz} \times R1}$$

A value coming closest to the calculated value should be used.

Compensation (COMP) (Boost Converter)

The regulator loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal transconductance error amplifier. A single capacitor connected to this pin sets the low-frequency gain. Usually, a 22-nF capacitor is sufficient for most of the applications. Adding a series resistor sets an additional zero and increases the high-frequency gain. The following formula calculates at what frequency the resistor increases the high-frequency gain.

$$f_{\rm Z} = \frac{1}{2 \times \pi \times \rm Cc \times \rm Rc}$$

Lower input voltages require a higher gain and therefore a lower compensation capacitor value.



SLVS566C-MARCH 2005-REVISED MARCH 2013

Step-Down Converter Design Procedure

Setting the Output Voltage

The step-down converter uses an external voltage divider to set the output voltage. The output voltage is calculated as:

$$V_{out} = 1.213 V \times \left(1 + \frac{R1}{R2}\right)$$

with R1 as 1.2 k Ω , and internal reference voltage V(ref)typ = 1.213 V

At load current <1 mA, the device operates in discontinuous conduction mode. When the load current is reduced to zero, the output voltage rises slightly above the nominal output voltage. At zero load current, the device skips clock cycles but does not completely stop switching; thus, the output voltage sits slightly higher than the nominal output voltage. Therefore, the lower feedback resistor is selected to be around 1.2 k Ω to always have around 1-mA minimum load current.

Selecting the Feedforward Capacitor

The feedforward capacitor across the upper feedback resistor divider sets a zero in the converter loop transfer function. For a 15- μ H inductor, fz = 8 kHz and when a 22- μ H inductor is used, fz = 17 kHz.

(Example for the 3.3-V output)

$$C_{Z} = \frac{1}{2 \times \pi \times 8 \text{ kHz} \times \text{R1}} = \frac{1}{2 \times \pi \times 8 \text{ kHz} \times 2\text{k}\Omega} = 9.9 \text{ nF} \approx 10 \text{ nF}$$

Usually a capacitor value closest to the calculated value is selected.

Inductor Selection (Step-Down Converter)

The TPS65160 operates typically with a $15-\mu$ H inductor value. For high efficiencies the inductor should have a low DC resistance to minimize conduction losses. This needs to be considered when selecting the appropriate inductor. In order to avoid saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter, plus the inductor ripple current that is calculated as:

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \qquad \qquad I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$

With:

f = Switching frequency (750 kHz, 500 kHz minimal)

L = Inductor value (typically 15 μ H)

 ΔI_L = Peak-to-peak inductor ripple current

 I_{Lmax} = Maximum inductor current

The highest inductor current occurs at maximum Vin. A more conservative approach is to select the inductor current rating just for the typical switch current of 2.6 A.

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	Isat/DCR
15 µH	Sumida CDRH8D28-150	8,3 × 8,3 × 3,0	1.9 A/53 mΩ
15 µH	Coilcraft MSS1038-153NX	10,2 × 10,2 × 3,6	3.6 A/50 mΩ
15 µH	Wuerth 7447789115	7,3 × 7,3 × 3,2	1.75 A/100 mΩ

Table 6. Inductor Select	tion (Step-Down Converter)
--------------------------	----------------------------

Rectifier Diode Selection (Step-Down Converter)

To achieve high efficiency, a Schottky diode should be used. The reverse voltage rating should be higher than the maximum output voltage of the step-down converter. The averaged rectified forward current at which the Schottky diode needs to be rated is calculated as the off-time of the step-down converter times the maximum switch current of the TPS65160:

Copyright © 2005–2013, Texas Instruments Incorporated



$$D = 1 - \frac{Vout}{Vin}$$

$$I_{avg} = (1 - D) \times Isw = 1 - \frac{Vout}{Vin} \times 2 A \text{ with } Isw = \text{minimum switch current of the TPS65160 (2 A)}$$

Usually, a Schottky diode with 1.5-A or 2-A maximum average rectified forward current rating is sufficient for most applications. Secondly, the Schottky rectifier has to be able to dissipate the power. The dissipated power is the average rectified forward current times the diode forward voltage.

 $P_D = I_{avg} \times V_F = Isw \times (1 - D) \times V_F$ with Isw = minimum switch current of the TPS65160 (2 A).

CURRENT RATING I _{avg}	Vr	V _{forward}	Rθ _{JA}	SIZE	COMPONENT SUPPLIER
3 A	20 V	0.36 V at 3 A	46°C/W	SMC	MBRS320, International Rectifier
2 A	20 V	0.44 V at 2 A	75°C/W	SMB	SL22, Vishay Semiconductor
2 A	20 V	0.5 V at 2 A	75°C/W	SMB	SS22, Fairchild Semiconductor
1.5 A	20 V	0.445 V at 1.0 A	88°C/W	SMA	SL12, Vishay Semiconductor

Table 7. Rectifier Diode Selection (Step-Down Converter)

Output Capacitor Selection (Step-Down Converter)

The device is designed to work with ceramic output capacitors. When using a 15-µH inductor, two 22-µF ceramic output capacitors are recommended. More capacitance can be added to improve the load transient response.

Table 8. Output Selection (Boost Converter)


CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER
22 µF/0805	6.3 V	Taiyo Yuden JMK212BJ226MG

Layout Consideration

The PCB layout is an important step in the power supply design. An incorrect layout could cause converter instability, load regulation problems, noise, and EMI issues. Especially with a switching dc-dc converter at high load currents, too-thin PCB traces can cause significant voltage spikes. Good grounding becomes important as well. If possible, a common ground plane to minimize ground shifts between analog (GND) and power ground (PGND) is recommended. Additionally, the following PCB design layout guidelines are recommended for the TPS65160:

- 1. Separate the power supply traces for AVIN and VINB, and use separate bypass capacitors.
- 2. Use a short and wide trace to connect the OS pin to the output of the boost converter.
- 3. To minimize noise coupling into the OS pin, use a 470-nF bypass capacitor to GND.
- 4. Use short traces for the charge-pump drive pins (DRN, DRP) of VGH and VGL because these traces carry switching waveforms.
- 5. Place the flying capacitors as close as possible to the DRP and DRN pin, avoiding a high voltage spike at these pins.
- 6. Place the Schottky diodes as close as possible to the IC, respective to the flying capacitors connected to the DRP and DRN.
- 7. Route the feedback network of the negative charge pump away from the drive pin traces (DRN) of the negative charge pump. This avoids parasitic coupling into the feedback network of the negative charge pump giving good output voltage accuracy and load ragulation. To do this, use the FREQ pin and trace to isolate DRN from FBN.

www.ti.com




APPLICATION INFORMATION


Figure 19. Positive-Charge Pump Doubler Running From the Output V_s (SUP = V_s) Required When Higher VGH Voltages Are Needed.




SLVS566C-MARCH 2005-REVISED MARCH 2013











PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		uly	(2)	(6)	(3)		(4/5)	
TPS65160APWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65160A	Samples
TPS65160APWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65160A	Samples
TPS65160PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65160	Samples
TPS65160PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS65160	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65160APWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS65160PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65160APWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0
TPS65160PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS65160APWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5
TPS65160PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5

PWP 28

GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4224765/B

PWP (R-PDSO-G28)

PowerPAD[™] PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



DTE: A. All linear dimensions are in millimeters B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <htp://www.ti.com>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated