# DUAL POWER DISTRIBUTION SWITCHES WITH 4.5-V to 18-V INPUT VOLTAGE, 4-A OUTPUT CURRENT SYNCHRONOUS BUCK REGULATOR 

Check for Samples: TPS65282

## FEATURES

## INTEGRATED POWER DISTRIBUTION SWITCH

- Operating Input Voltage Range: 2.5 V to 6.5 V
- Integrated Back-to-Back Power MOSFETs With 100-m $\Omega$ On-Resistance
- Adjustable Current Limit:

75 mA - 2.7 A (typical)

- $\pm 6 \%$ Current-Limit Accuracy at 1.7 A (typical)
- Latch-Off Over Current Protection Versions
- Reverse Input-Output Voltage Protection
- Built-In Soft-Start
- 4-kV HBM and 200-V MM ESD Protection at Power Switch Output Pins


## INTEGRATED BUCK DC/DC CONVERTER

- Wide Input Voltage Range: 4.5 V to 18 V
- Maximum Continuous 4-A Output Current
- Feedback Reference Voltage: $0.8 \mathrm{~V} \pm 1 \%$
- Adjustable $300-\mathrm{kHz}$ to $1.4-\mathrm{MHz}$ Switching Frequency
- Pulse Skipping Mode at Light Load Efficiency
- Adjustable Soft-Start and Tracking With Built-In 1.2-ms Internal Soft-Start Time
- Cycle-by-Cycle Current Limit
- Output Over-Voltage Protection
- Power Good Indicator
- Over Temperature Protection
- 24-Lead QFN (RGE) 4-mm x 4-mm Package


## APPLICATIONS

- USB Ports and Hubs
- Digital TV
- Set-Top Boxes
- VOIP Phones
- Tablet PC


## DESCRIPTION

The TPS65282 incorporates dual N-channel MOSFET power switches for USB power distribution systems that require dual power switches in a single package. It also integrates a buck monolithic converter. The device is intended to provide a total USB power distribution solution for digital TV, set-top boxes, tablet PC and VOIP phones etc applications, where precision current limiting is required or heavy capacitive loads or short circuits are encountered.
Dual $100-\mathrm{m} \Omega$ independent power distribution switch limits the output current to a programmable current limit threshold between typical 75 mA and 2.7 A by using an external resistor. The current limit accuracy can be achieved as tight as $\pm 6 \%$ at higher current limit setting. TPS65282 device limits output current to a safe level by using a constant current mode when output load exceeds the current limit threshold. After deglitching time, TPS65282 provides circuit breaker functionality by latching off the power switch during over-current or reversevoltage situations. Two back-to-back power MOSFETs prevents the current injects from output to input in shutdown. An internal reverse-voltage comparator disables the power switch when the output voltage is driven higher than the input to protect the circuits on the input side of the switch in normal operation. The nFAULT1/2 output asserts low during over-current and reverse-voltage conditions.
The buck DC/DC converter integrates power MOSFETs for optimized power efficiency and reduced external component. A wide $4.5-\mathrm{V}$ to $18-\mathrm{V}$ input supply range to buck encompasses most intermediate bus voltages operating off $5-\mathrm{V}, 9-\mathrm{V}, 12-\mathrm{V}$ or $15-\mathrm{V}$ power bus. Peak current mode control simplifies the compensation and fast transient response. Equipped with enable and soft-start pin, the DC/DC can be precisely sequenced and ramp up in order to align with other rails in the system. Cycle-by-cycle over-current protection and operating in hiccup mode limit MOSFET power dissipation during buck output short circuit or over loading fault conditions. The switching frequency of the converter can be programmed from 300 kHz to 1.4 MHz with an external resistor at ROSC pin. With ROSC pin connecting to V7V pin, floating, or grounding, a default fixed switching frequency can be selected. The buck also features a pulse skipping mode (PSM), which allows a power loss reduction on the input power supplied to the system to achieve high efficiency at light loading.

[^0]The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds $160^{\circ} \mathrm{C}$. The thermal shutdown forces the device to stop operating when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below $140^{\circ} \mathrm{C}$, the device reinitiates the power up sequence. The thermal shutdown hysteresis is $20^{\circ} \mathrm{C}$.

The TPS65282 is available in a 24-lead thermally enhanced QFN (RGE) 4-mm X 4-mm thin package.
ORDERING INFORMATION ${ }^{(1)}$

| $\mathrm{T}_{\text {A }}$ | PACKAGE ${ }^{(2)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 24-Pin QFN (RGE) | Reel 3000 | TPS65282REGR | TPS65282 |
|  |  | Reel 250 | TPS65282RGET |  |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the Tl web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

TYPICAL APPLICATION


Figure 1. 12-V Power Bus


Figure 2. 5-V Power Bus

## FUNCTION BLOCK DIAGRAM



PIN OUT


There is no electric signal down boned to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.

## TERMINAL FUNCTIONS

| NAME | NO. | DESCRIPTION |
| :---: | :---: | :---: |
| EN | 1 | Enable for buck converter. Logic high enables buck converter and bias supply to power switches. Forcing the pin below 0.4 V shuts down the entire device, reducing the quiescent current to approximately $7 \mu \mathrm{~A}$. There is a $1.25-\mathrm{M} \Omega$ pull-up resistor connecting this pin to internal $5-\mathrm{V}$ power rail. Not recommend floating this pin. The device can be automatically started up with connecting EN pin to VIN though a 10-k resistor or connecting a capacitor to program the delay of enabling the device. |
| COMP | 2 | Error amplifier output and Loop compensation pin for buck. Connect a series resistor and capacitor to compensate the control loop of buck converter with peak current PWM mode. |
| SS | 3 | Soft-Start and tracking input for buck converter. An internal $5-\mu \mathrm{A}$ pull-up current source is connected to this pin. An external soft-start can be programmed by connecting a capacitor between this pin and ground. Leave the pin floating to have a default 1-ms of soft-start time. This pin allows the start-up of buck output to track an external voltage using an external resistor divider at this pin. |
| ROSC | 4 | Oscillator clock frequency control pin. Connect the pin to ground for a fixed 300-kHz switching frequency. Connect the pin to V7V or float the pin for a fixed $600-\mathrm{kHz}$ switching frequency. Other switch frequencies between 300 kHz and 1.4 MHz can be programmed using a resistor connected from this pin to ground. An internal $11-\mu \mathrm{A}$ pull-up current develops a voltage to be used in oscillator. Directly adjusting the ROSC pin voltage can linearly adjust switching frequency. |
| EN_SW2 | 5 | Enable power switch 2. Logic high turns on power switch. Forcing the pin below 0.4 V shuts down power switch. Not recommend floating this pin, though there is a $1.25-\mathrm{M} \Omega$ pull-up resistor connecting this pin. |
| EN_SW1 | 6 | Enable power switch 1. Logic high turns on power switch. Forcing the pin below 0.4 V shuts down power switch. Not recommend floating this pin, though there is a $1.25-\mathrm{M} \Omega$ pull-up resistor connecting this pin. |
| nFAULT2 | 7 | Active low open drain output, asserted during over-current or reverse-voltage condition of power switch 2. |
| nFAULT1 | 8 | Active low open drain output, asserted during over-current or reverse-voltage condition of power switch 1. |
| SW_OUT2 | 9 | Power switch 2 output. |
| RLIM | 10 | Power switch current limit control pin. An external resistor used to set current limit threshold of power switch. Recommended $9.1 \mathrm{k} \Omega \leq \operatorname{RLIM} \leq 232 \mathrm{k} \Omega$. |
| AGND | 11 | Analog ground common to buck controller and power switch controller. |
| SW_OUT1 | 12 | Power switch 1 output. |
| SW_IN | 13,14 | Power switch input voltage. Connect to buck output, or other power supply input. |
| FB | 15 | Feedback sensing pin for buck output voltage. Connect this pin to the resistor divider of buck output. The feedback reference voltage is $0.8 \mathrm{~V} \pm 1 \%$. |
| LX | 16,17 | Switching node connection to the inductor and bootstrap capacitor for buck converter. This pin voltage swings from a diode voltage below the ground up to $\mathrm{V}_{\text {IN }}$ voltage. |
| BST | 18 | Bootstrapped supply to the high side floating gate driver in buck converter. Connect a capacitor (recommend 47 nF ) from this pin to LX. |
| PGND | 19,20 | Power ground connection. Connect this pin as close as practical to the (-) terminal of input ceramic capacitor. |
| VIN | 21,22 | Input power supply for buck. Connect this pin as close as practical to the (+) terminal of an input ceramic capacitor (suggest $10 \mu \mathrm{~F}$ ). |
| PGOOD | 23 | Power good. This pin is active high, Open drain output that indicates if the regulator output voltage is within regulation. |
| V7V | 24 | Internal low-drop linear regulator (LDO) output. The internal driver and control circuits are powered from this voltage. Decouple this pin to power ground with a minimum 1- $\mu \mathrm{F}$ ceramic capacitor. The output voltage level of LDO is regulated to typical 6.3 V for optimal conduction on-resistances of internal power MOSFETs. In PCB design, the power ground and analog ground should have one-point common connection at the (-) terminal of V 7 V bypass capacitor. |
| Power PAD |  | Exposed pad beneath the IC. Connect to the ground. Always solder power pad to the board, and have as many thermal vias as possible on the PCB to enhance power dissipation. There is no ground or any other electric signal downbonded to the pad inside the IC package. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

| VIN | -0.3 to 20 | V |
| :--- | ---: | :---: |
| LX (Maximum withstand voltage transient < 20ns) | -1.0 to 20 | V |
| BST referenced to LX pin | -0.3 to 7 | V |
| SW_IN, SW_OUT1, SW_OUT2 | -0.3 to 7 | V |
| EN, EN_SW1, EN_SW2, nFAULT1, nFAULT2, V7V, ROSC, PGOOD, RLIM | -0.3 to 7 | V |
| SS, COMP | -0.3 to 3.6 | V |
| AGND, PGND | -0.3 to 0.3 | V |
| $\mathrm{~T}_{\mathrm{J}}$ | Operating virtual junction temperature range | -40 to 125 |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -55 to 150 |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|  |  | MIN | NOM |
| :--- | :--- | :---: | :---: |
| VIN | Input operating voltage | MAX | UNIT |
| $T_{A}$ | Ambient temperature | 4.5 | 18 |

## ELECTROSTATIC DISCHARGE (ESD) PROTECTION ${ }^{(1)}$

|  | MIN | MAX |
| :--- | ---: | :---: |
| Human body model (HBM) | 2000 | V |
| Charge device model (CDM) | 500 | V |

(1) SW_OUT1/2 pins' human body model (HBM) ESD protection rating 4 kV , and machine model (MM) rating 200V.

## THERMAL INFORMATION

| THERMAL METRIC ${ }^{(1)}$ |  | TPS65282 | UNITS |
| :---: | :---: | :---: | :---: |
|  |  | RGE |  |
|  |  | 24 PINS |  |
| $\theta_{\text {JA }}$ | Junction-to-ambient thermal resistance ${ }^{(2)}$ | 38.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JCtop }}$ | Junction-to-case (top) thermal resistance ${ }^{(3)}$ | 45.3 |  |
| $\theta_{\text {JB }}$ | Junction-to-board thermal resistance ${ }^{(4)}$ | 16.9 |  |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter ${ }^{(5)}$ | 0.9 |  |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter ${ }^{(6)}$ | 16.9 |  |
| $\theta_{\text {JCbot }}$ | Junction-to-case (bottom) thermal resistance ${ }^{(7)}$ | 6.2 |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, $\Psi_{J T}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{\mathrm{JA}}$, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, $\psi_{\mathrm{JB}}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{\mathrm{JA}}$, using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## ELECTRICAL CHARACTERISTICS

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | 4.5 |  | 18 | V |
| $\mathrm{IDD}_{\text {SDN }}$ | Shutdown supply current | EN = EN_SW1 = EN_SW2 = low |  | 7 | 20 | $\mu \mathrm{A}$ |
| IDD ${ }_{\text {Q_NSW }}$ | Switching quiescent current with no load at DCDC output | EN = high, EN_SWx = low <br> With Buck switching |  | 0.5 |  | mA |
| UVLO | $\mathrm{V}_{\text {IN }}$ under voltage lockout | Rising $\mathrm{V}_{\mathrm{IN}}$ | 4 | 4.25 | 4.50 | V |
|  |  | Falling $\mathrm{V}_{\mathrm{IN}}$ | 3.75 | 4 | 4.25 |  |
|  |  | Hysteresis |  | 0.25 |  |  |
| $\mathrm{V}_{7 \mathrm{~V}}$ | Internal biasing supply | $\begin{aligned} & \mathrm{V}_{7 \mathrm{~V}} \text { load current }=0 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V} \end{aligned}$ | 6.15 | 6.3 | 6.45 | V |
| OSCILLATOR |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SW_BK }}$ | Switching frequency range | Set by external resistor ROSC | 300 |  | 1400 | kHz |
| $\mathrm{f}_{\text {Sw }}$ | Programmable frequency | ROSC $=51 \mathrm{k} \Omega$ |  | 560 |  | kHz |
|  |  | ROSC $=130 \mathrm{k} \Omega$ |  | 1400 |  |  |
|  |  | ROSC floating or connected to V7V | 510 | 600 | 690 |  |
|  |  | ROSC connected to ground | 225 | 300 | 345 |  |
| BUCK CONVERTER |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback voltage | $\mathrm{V}_{\text {COMP }}=1.2 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ | 0.792 | 0.8 | 0.808 | V |
|  |  | $\mathrm{V}_{\text {COMP }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 0.784 | 0.8 | 0.816 |  |
| V Linereg | Line regulation - DC | $\mathrm{l}_{\text {OUt }}=2 \mathrm{~A}$ |  | 0.5 |  | \%/V |
| V LOADREG | Load regulation - DC | $\mathrm{l}_{\text {OUT }}=(10 \%-90 \%) \mathrm{l}_{\text {OUT_max }}$ |  | 0.5 |  | \%/A |
| $\mathrm{G}_{\mathrm{m} \text { _EA }}$ | Error amplifier trans-conductance | $-2 \mu \mathrm{~A}<\mathrm{I}_{\text {COMP }}<2 \mu \mathrm{~A}$ |  | 600 |  | $\mu \mathrm{s}$ |
| $\mathrm{G}_{\mathrm{m} \text { _SRC }}$ | COMP voltage to inductor current Gm ${ }^{(1)}$ | $\mathrm{I}_{\mathrm{LX}}=0.5 \mathrm{~A}$ |  | 36 |  | A/V |
| $\mathrm{V}_{\text {ENH }}$ | EN high level input voltage |  | 2 | 1.24 |  | V |
| $\mathrm{V}_{\text {ENL }}$ | EN low level input voltage |  |  | 0.98 | 0.4 | V |
| $\mathrm{I}_{\text {SS }}$ | Soft-start charging current |  |  | 5 |  | $\mu \mathrm{A}$ |
| tss_INT | Internal soft-start time | SS pin floats |  | 1.2 |  | ms |
| $\mathrm{l}_{\text {LIMIT }}$ | Buck peak inductor current limit |  |  | 5.2 |  | A |
| $\mathrm{R}_{\text {dson_HS }}$ | On resistance of high side FET in buck | $\mathrm{V}_{7 \mathrm{~V}}=6.2 .5 \mathrm{~V}$ including banding wire |  | 100 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {dson_LS }}$ | On resistance of low side FET in buck | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ including banding wire |  | 60 |  | $\mathrm{m} \Omega$ |
| POWER GOOD RESET GENERATOR |  |  |  |  |  |  |
| VUV BUCK | Threshold voltage for buck under voltage | Output falling |  | 91.6 |  | \% |
|  |  | Output rising (PG will be asserted) |  | 94.4 |  |  |
| VOV BUCK | Threshold voltage for buck over voltage | Output rising (high side FET will be forced off) |  | 105.4 |  | \% |
|  |  | Output falling (high side FET will be allowed to switch) |  | 104.2 |  |  |
| $\mathrm{T}_{\mathrm{D}-\mathrm{L}}$ | PGOOD H-L delay time | Change FB from 0.8 V to 1 V , Measure the delay from $\mathrm{FB}=1 \mathrm{~V}$ to PGOOD low |  | 100 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{D}-\mathrm{H}}$ | PGOOD L-H delay time | Change FB from 1 V to 0.8 V , Measure the delay from FB $=0.8 \mathrm{~V}$ to PGOOD high |  | 130 |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {PGOOD }}$ | PGOOD pin output low voltage | Force $\mathrm{FB}=1 \mathrm{~V}$ to create fault condition, Sink 1-mA current to PGOOD pin, Measure the PGOOD pin voltage |  | 100 | 300 | mV |
| POWER DISTRIBUTION SWITCH |  |  |  |  |  |  |
| $V_{\text {SW_IN }}$ | Power switch input voltage range |  | 2.5 |  | 6 | V |
| V UVLO_SW | Input under-voltage lock out | $\mathrm{V}_{\text {SW_IN }}$ rising | 2.15 | 2.25 | 2.35 | V |
|  |  | $\mathrm{V}_{\text {SW_IN }}$ falling | 2.05 | 2.15 | 2.25 | V |
|  |  | Hysteresis |  | 100 |  | mV |

(1) Specified by design.

## ELECTRICAL CHARACTERISTICS (continued)

$\mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=600 \mathrm{kHz}, \mathrm{R}_{\mathrm{nFAULT}}=100 \mathrm{k} \Omega$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DSon_sw }}$ | Power switch NDMOS on-resistance | $\mathrm{V}_{\mathrm{SW} \text { _INx }}=5 \mathrm{~V}, \mathrm{I}_{\text {SW_OUT }}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, including bond wire resistance |  | 100 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{SW} \_\mathrm{INx}}=2.5 \mathrm{~V}, \mathrm{I}_{\text {SW_OUT }}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C},$ includes bond wire resistance |  | 100 |  |  |
| $t_{\text {D_on }}$ | Turn-on delay time from EN_SW turns high | $\begin{aligned} & \mathrm{V}_{\mathrm{SW} \text { _IN }}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \text { (see Figure 3) } \end{aligned}$ |  | 0.66 | 1.5 | ms |
| $\mathrm{t}_{\text {D_off }}$ | Turn-off delay time from EN_SW turns low |  |  | 1.6 | 2 | ms |
| $\mathrm{t}_{\mathrm{r}}$ | Output rise time |  |  | 1.1 | 1.5 | ms |
| $\mathrm{t}_{\mathrm{f}}$ | Output fall time |  |  | 1.2 | 1.5 | ms |
| los | Current limit threshold (maximum DC current delivered to load) and short circuit current, SW_OUT connect to ground | $\mathrm{R}_{\text {LIM }}=15 \mathrm{k} \Omega$ | 1.57 | 1.68 | 1.79 | A |
|  |  | $\mathrm{R}_{\text {LIM }}=20 \mathrm{k} \Omega$ | 1.18 | 1.26 | 1.34 |  |
|  |  | $\mathrm{R}_{\text {LIM }}=51 \mathrm{k} \Omega$ | 0.47 | 0.5 | 0.53 |  |
| $\mathrm{t}_{\mathrm{OS}}$ | Response time to short circuit | $\mathrm{V}_{\text {SW_IN }}=5 \mathrm{~V}$ |  | 2 |  | us |
| $\mathrm{t}_{\text {DEGLITCH(OCP) }}$ | Switch over current fault deglitch | Fault assertion or de-assertion due to overcurrent condition | 7 | 10 | 13 | ms |
| $\mathrm{V}_{\text {L_nFAULT }}$ | nFAULTx pin output low voltage | $\mathrm{I}_{\text {nFAULTx }}=1 \mathrm{~mA}$ |  | 150 | 300 | mV |
| $\mathrm{V}_{\text {EN_SWH }}$ | EN_SW high level input voltage | EN_SWx high level input voltage | 2 | 1.29 |  | V |
| $\mathrm{V}_{\text {EN_SWL }}$ | EN_SW high level input voltage | EN_SWx low level input voltage |  | 0.97 | 0.4 | V |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistance | $\mathrm{V}_{\text {SW_IN }}=5 \mathrm{~V}$, EN_SWx $=0 \mathrm{~V}$ |  | 160 |  | $\Omega$ |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| T TRIP_BUCK | Thermal protection trip point | Rising temperature |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| THYST_BUCK | Thermal protection hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |



Figure 3. Power Switches Test Circuit and Voltage Waveforms


Figure 4. Response Time to Short Circuit Waveform


Figure 5. Output Voltage vs Current Limit Threshold

TYPICAL CHARACTERISTICS
$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=600 \mathrm{kHz}, \mathrm{R}_{\text {nFAULT }}=100 \mathrm{k} \Omega$ (unless otherwise noted)


Figure 6. Buck Efficiency at $\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}$


Figure 8. Buck Line Regulation at $\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}$


Figure 10. Buck Load Regulation at $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$


Figure 7. Buck Efficiency at $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$

Vout $=2.5 \mathrm{~V}$


Figure 9. Buck Line Regulation at $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$


Figure 11. Buck Load Regulation at $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$

TYPICAL CHARACTERISTICS (continued)
$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{f}_{\text {Sw }}=600 \mathrm{kHz}, \mathrm{R}_{\text {nFAuLT }}=100 \mathrm{k} \Omega$ (unless otherwise noted)


Figure 12. Buck Start Up by EN Pin With External 22-nF SS Capacitor


Figure 14. Ramp $\mathrm{V}_{\text {IN }}$ to Start Up Buck With External 22-nF SS Capacitor


Figure 16. Buck Output Voltage Ripple $\mathrm{I}_{\mathrm{OUT}}=0.1 \mathrm{~A}$


Figure 13. Buck Start Up by EN Pin With Internal SoftStart (SS Pin Open)


Figure 15. Ramp $\mathrm{V}_{\text {IN }}$ to Power Down Buck With External 22-nF SS Capacitor


Figure 17. Buck Output Voltage Ripple $\mathrm{I}_{\text {OUT }}=4 \mathrm{~A}$

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{f}_{\text {Sw }}=600 \mathrm{kHz}, \mathrm{R}_{\mathrm{nFAULT}}=100 \mathrm{k} \Omega$ (unless otherwise noted)


Figure 18. Buck Output Load Transient lout $=0 \mathrm{~A}-1 \mathrm{~A}$


Figure 20. Buck Hiccup Response to Hard-Short Circuit


Figure 22. Power Up and PGOOD, No Load


Figure 19. Buck Output Load Transient Iout $=1$ A-3 A


Figure 21. Zoom in Buck Output Hard-Short Response


Figure 23. Over Current and PGOOD

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=600 \mathrm{kHz}, \mathrm{R}_{\mathrm{nFAULT}}=100 \mathrm{k} \Omega$ (unless otherwise noted)


Figure 24. Power Switch1 Turn On Delay and Rise Time


Figure 25. Power Switch2 Turn On Delay and Rise Time


Figure 27. Power Switch2 Turn Off Delay and Fall Time $\mathrm{R}_{\text {OUT }}=5 \Omega, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}$


Figure 29. Power Switch2 Enable Into Short Circuit

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=600 \mathrm{kHz}, \mathrm{R}_{\text {nFAULT }}=100 \mathrm{k} \Omega$ (unless otherwise noted)


Figure 30. Power Switch1 Current Limit Operation


Figure 32. Power Switch1 Reverse Voltage Protection Response


Figure 31. Power Switch2 Current Limit Operation

Figure 33. Power Switch2 Reverse Voltage Protection Response

## OVERVIEW

TPS65282 PMIC integrates a current-limited, power distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads will be encountered and provide a precision current limit protection. Additional device features include over termperature protection and reverse-voltage protection. The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provide the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltage of power switch as low as 2.5 V and requires little supply current. The driver incorporates circuitry that controls the rise and fall times of output voltage to limit large current and voltage surges and provides built-in soft-start functionality. TPS65282 device limits output current to a safe level by using a constant current mode when the output load exceeds the current limit threshold. TPS65282 device lacthes off when the load exceeds the current limit threshold. The device asserts the nFAULT signal during over current or reverse voltage faulty condition.

TPS65282 PMIC also integrates a synchronous step-down converter with regulated $0.8-\mathrm{V} \pm 1 \%$ feedback reference voltage. The synchronous buck converter incorporates $100-\mathrm{m} \Omega$ high side power MOSFET and $60-\mathrm{m} \Omega$ low side power MOSFET to achieve high efficiency power conversion. The converter supports input voltage range from 4.5 V to 18 V for a fixed $5-\mathrm{V}$ output. The converter operates in continuous conduction mode with peak current mode control for simplified loop compensation. The switching clock frequency can be programmed from 300 kHz to 1.4 MHz from ROSC pin connection. The peak inductor current limit threshold is internally set at 5.2 A. The soft-start time can be adjusted with connecting an external capacitor at SS pin, or fixed at 1.2 ms with floating at SS pin.

## POWER SWITCH DETAILED DESCRIPTION

## Over Current Condition

The TPS65282 responds to over-current conditions on power switches by limiting the output currents to the locp_sw level. The load current is less than the current-limit threshold and the device does not limit current. During normal operation the $N$-channel MOSFET is fully enhanced, and $V_{\text {SW_OUT }}=V_{\text {Sw_IN }}-\left(l_{\text {SW_OUT }} \times R_{\text {dson_sw }}\right)$. The voltage drop across the MOSFET is relatively small compared to $\mathrm{V}_{\text {SW_IN }}$, and $\mathrm{V}_{\text {SW_OUT }} \approx \mathrm{V}_{\text {SW_IN }}$. When an over current condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. During current-limit operation, the N-channel MOSFET is no longer fully enhanced and the resistance of the device increases. This allows the device to effectively regulate the current to the current-limit threshold. The effect of increasing the resistance of the MOSFET is that the voltage drop across the device is no longer negligible ( $\mathrm{V}_{\text {SW_IN }} \neq \mathrm{V}_{\text {SW_OUT }}$ ), and $\mathrm{V}_{\text {SW_OUT }}$ decreases. The amount that $\mathrm{V}_{\text {SW_OUT }}$ decreases is proportional to the magnitude of the overload condition. The expected $\mathrm{V}_{\text {SW_OUT }}$ can be calculated by $\mathrm{l}_{\text {OS }} \times \mathrm{R}_{\text {LOAD }}$, where $\mathrm{I}_{\mathrm{OS}}$ is the current-limit threshold and $\mathrm{R}_{\text {LOAD }}$ is the magnitude of the overload condition.
Three possible overload conditions can occur as summarized in Table 1.
Table 1. Possible Overload Conditions

| CONDITIONS |  |
| :--- | :--- |
| Short circuit or partial short circuit present when <br> the device is powered up or enabled | The output voltage is held near zero potential with respect to ground and the TPS65282 ramps output <br> current to Iocp sw. The TPS65282 limits the current to Ios until the overload condition is removed or the <br> internal deglitch time (10 ms typical) is reached and the device is turned off. The device will remain off <br> until power is cycled or the device enable is toggled. |
| Gradually increasing load ( $<100 \mathrm{~A} / \mathrm{s}$ ) from normal <br> operating current to I IOS | The current rises until current limit. Once the threshold has been reached, the device switches into its <br> current limiting at I Iocp_sw. The device limits the current to IOS until the overload condition is removed or <br> the internal deglitch time (10 ms typical) is reached and the device is turned off. The device will remain off <br> until power is cycled or the device enable is toggled. |
| Short circuit, partial short circuit or fast transient <br> overload occurs while the device is enabled and <br> powered on | The device responds to the over-current condition within time tos (see Figure 4). The current sensing <br> amplifier is overdriven during this time, and needs time for loop response. Once TIOs has passed, the <br> current sensing amplifier recovers and limits the current to locp_sw. The device limits the current to IOS <br> until the overload condition is removed or the internal deglitch time (10 ms typical) is reached and the <br> device is turned off. The device will remain off until power is cycled or the device enable is toggled. |

## Reverse Current and Voltage Protection

A power switch in the TPS65282 incorporates two back-to-back N-channel power MOSFETs as to prevent the reverse current flowing back the input through body diode of MOSFET when power switches are off.

The reverse-voltage protection feature turns off the N-channel MOSFET whenever the output voltage exceeds the input voltage by 135 mV (typical) for 4-ms (typical). This prevents damage to devices on the input side of the TPS65282 by preventing significant current from sinking into the input capacitance of power switch or buck output capacitance. The TPS65282 keeps the power switch turned off even if the reverse-voltage condition is removed and do not allow the N-channel MOSFET to turn on until power is cycled or the device enable is toggled. The reverse-voltage comparator also asserts the nFAULT1/2 output (active-low) after 4 ms .

## nFAULT Response

The nFAULT1/nFAULT2 open-drain output is asserted (active low) during an over current, over temperature or reverse-voltage condition. The TPS65282 asserts the nFAULT signal during a fault condition and remains asserted while the part is latched-off. The nFAULT signal is de-asserted once device power is cycled or the enable is toggled and the device resumes normal operation. The TPS65282 is designed to eliminate false nFAULT reporting by using an internal delay "deglitch" circuit for over current ( 10 ms typical) and reverse-voltage ( 4 ms typical) conditions without the need for external circuitry. This ensures that nFAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. Deglitching circuitry delays entering and leaving fault conditions. Over temperature conditions are not deglitched and assert the FAULT signal immediately.

## Under-Voltage Lockup (UVLO)

The under-voltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges.

## Enable and Output Discharge

The logic enable EN_SW1/EN_SW2 controls the power switch, bias for the charge pump, driver, and other circuits. The supply current from power switch driver is reduced to less than 1uA when a logic low is present on EN_SW1/2. A logic high input on EN_SW1/EN_SW2 enables the driver, control circuits, and power switch. The enable input is compatible with both TTTL and CMOS logic levels.
When enable is de-asserted, the discharge function is active. The output capacitor of power switch is discharged through an internal NMOS that has a discharge resistance of $160 \Omega$. Hence, the output voltage drops down to zero. The time taken for discharge is dependent on the RC time constant of the resistance and the output capacitor.

## Power Switch Input and Output Capacitance

Input and output capacitance improves the performance of the device. The actual capacitance should be optimized for the particular application. The output capacitor in buck converter is recommended to place between SW_IN and AGND as close to the device as possible for local noise de-coupling. Additional capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the input of power switches in the evaluation board to the bench power-supply. Placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.

## Programming the Current-Limit Threshold

The over-current threshold is user programmable via an external resistor. The TPS65282 uses an internal regulation loop to provide a regulated voltage on the RLIM pin. The current-limit threshold is proportional to the current sourced out of RLIM. The recommended $1 \%$ resistor range for RLIM is $9.1 \mathrm{k} \Omega \leq \operatorname{RLIM} \leq 232 \mathrm{k} \Omega$ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the over-current threshold when selecting a value for RLIM. The following equations and Figure 34 can be used to calculate the resulting over-current threshold for a given external resistor value (RLIM).

Current-Limit Threshold Equation (IOS):
$\mathrm{l}_{\mathrm{OS}(\mathrm{A})}=25.078 \times \mathrm{R}_{\text {LIM }}{ }^{-0.993}(\mathrm{k} \Omega)$


Figure 34. Current Limit Threshold ( $\mathrm{I}_{\text {OS }}$ ) vs Current Limit Resistor ( $\mathrm{R}_{\text {LIM }}$ )

## UNIVERSAL SERIAL BUS (USB) POWER-DISTRIBUTION REQUIREMENTS

One application for this device is for current limiting in universal serial bus (USB) applications. The original USB interface was a $12-\mathrm{Mb} / \mathrm{s}$ or $1.5-\mathrm{Mb} / \mathrm{s}$, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to $480-\mathrm{Mb} / \mathrm{s}$. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for $5-\mathrm{V}$ power distribution.
USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the $5-\mathrm{V}$ input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA . It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. The latest USB standard should always be referenced when considering the currentlimit threshold.

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS65282 has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

## Self-Powered and Bus-Powered HUBs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V and 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report over-current conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.
A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA . The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This is accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA . The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

## Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA ; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of $44 \Omega$ and $10 \mu \mathrm{~F}$ at power up, the device must implement inrush current limiting.

## USB Power Distribution Requirements

USB can be implemented in several ways regardless of the type of USB device being developed. Several powerdistribution features must be implemented.
SPHs must:

- Current limit downstream ports
- Report over-current conditions

BPHs must:

- Enable/disable power to downstream ports
- Power up at < 100 mA
- Limit inrush current ( $<44 \Omega$ and $10 \mu \mathrm{~F}$ )

Functions must:

- Limit inrush currents
- Power up at < 100 mA

The feature set of the TPS65282 meets each of these requirements. The integrated current limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.

Texas

## BUCK DC/DC CONVERTER DETAILED DESCRIPTION

## Output Voltage

The TPS65282 regulates output voltage set by a feedback resistor divider to $0.8-\mathrm{V}$ reference voltage. This pin should be directly connected to middle of resistor divider. It is recommended to use $1 \%$ tolerance or better divider resistors.Great care should be taken to route the FB line away from noise sources, such as the inductor or the LX switching node line. Start with $40.2 \mathrm{k} \Omega$ for the R1 resistor and use Equation 2 to calculate R2.
$R_{2}=R_{1} \cdot\left(\frac{0.8 V}{V_{\text {OUT }}-0.8 V}\right)$


Figure 35. Buck Feedback Resistor Divider

## Switching Frequency Selection

The selection of switching frequency is a tradeoff between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and capacitance to maintain low output ripple voltage. The switching frequency of the TPS65282 buck controller can be selected with the connection at ROSC pin. The ROSC pin can be connected to AGND, tied to V7V, open or programmed through an external resistor. Tying ROSC pin to AGND selects 300 kHz , while tying ROSC ping to V7V or floating ROSC pin selects 600 kHz . Placing a resistor between ROSC and AGND allows the buck switching frequency to be programmed between 300 kHz to 1.4 MHz , as shown in Figure 36. The programmed clock frequency by an external resistor can be calculated with the following equation:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{sw}}=11 \times \mathrm{R}_{\mathrm{OSc}} \tag{3}
\end{equation*}
$$



Figure 36. Rosc vs Switching Frequency

## Soft-Start Time

The start-up of buck output is controlled by the voltage on the SS pin. When the voltage on the SS pin is less than the internal $0.8-\mathrm{V}$ reference, the TPS65282 regulates the internal feedback voltage to the voltage on the SS pin instead of 0.8 V . The SS pin can be used to program an external soft-start function or to allow output of the buck to track another supply during start-up. The device has an internal pull-up current source of $5 \mu \mathrm{~A}$ that charges an external soft-start capacitor to provide a linear ramping voltage at SS pin. The TPS65282 will regulate the internal feedback voltage according to the voltage on the SS pin, allowing $\mathrm{V}_{\text {OUT }}$ to rise smoothly from 0 V to its final regulated value. The total soft-start time will be approximately:

$$
\begin{equation*}
\mathrm{Tss}=\mathrm{Css} \cdot\left(\frac{0.8 \cdot \mathrm{~V}}{5 \cdot \mu \mathrm{~A}}\right) \tag{4}
\end{equation*}
$$

## Internal V7V Regulator

The TPS65282 features an internal P-channel low dropout linear regulator (LDO) that supplies power at the V7V pin from the VIN supply. V7V powers the gate drivers and much of the TPS65282's internal circuitry. The LDO regulates V 7 V to 6.3 V of over drive voltage on the power MOSFET for the best efficiency performance. The LDO can supply a peak current of 50 mA and must be bypassed to ground with a minimum $1-\mu \mathrm{F}$ ceramic capacitor. The capacitor placed directly adjacent to the V7V and PGND pins is highly recommended to supply the high transient currents required by the MOSFET gate drivers.

## Pulse Skipping Operation

When a buck synchronous converter operates at light load condition, the switching loss is the dominant source of power loss. Under this condition, TPS65282 operates with pulse skipping mode to reduce the switching loss by keeping the power transistors in the off-state for several switching cycles, while maintaining a regulated output voltage. The output voltage, load and inductor current are shown in Figure 37. When the $\mathrm{V}_{\text {comp }}$ falls lower than $\mathrm{V}_{\mathrm{GS}}$, the COMP pin voltage is clamped to $\mathrm{V}_{\mathrm{GS}}$ internally, typical 570 mV , the device enters pulse skipping mode and high side MOSFET stops switching, then the output falls and the $\mathrm{V}_{\text {comp }}$ rises. When the $\mathrm{V}_{\text {comp }}$ rises larger
than $\mathrm{V}_{\mathrm{GS}}$, the high side MOSFET starts switching, then the output rises and the $\mathrm{V}_{\text {COMP }}$ falls. When the $\mathrm{V}_{\text {Comp }}$ falls lower than $\mathrm{V}_{\mathrm{GS}}$, the high side MOSFET stops switching again. If the peak inductor current rise above typical 300 mA and the COMP pin voltage to rise above $\mathrm{V}_{\mathrm{GS}}$, the converter exits pulse skipping mode. Since converter detects the peak inductor current for pulse skip mode, the average load current entering pulse skipping mode varies with the applications and external output filters.


Figure 37. Low Power/Pulse Skipping

## Short Circuit Protection

During the PWM on-time, the current through the internal high side switching MOSFET is sampled. The sampled current is compared to a nominal 5.2-A over-current limit. If the sampled current exceeds the over-current limit reference level, an internal over-current fault counter is set to 1 and an internal flag is set. Both internal high side and low side power MOSFETs are immediately turned off and will not be turned on again until the next switching cycle. If the over-current condition persists for eight sequential clock cycles, the over-current fault counter overflows indicating an over-current fault condition exists. The buck regulator is shut down and stays turned off for 10 ms . If the over-current condition clears prior to the counter reaching eight consecutive cycles, the internal flag and counter are reset. The protection circuitry attempts to recover from the over-current condition after $10-\mathrm{ms}$ power down time. The internal over-current flag and counter are reset. A normal soft-start cycle is attempted and normal operation continues if the over-current fault condition has cleared. If the over-current fault counter overflows during soft-start, the converter shuts down and this hiccup mode operation repeats.


Figure 38. DC/DC Over-Current Protection

## Power Good

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when buck converter is pulled below $91.6 \%$ or up $105.4 \%$ of the nominal output voltage. The PGOOD is pulled up when buck converters' output is return to more than $94.4 \%$ or less than $104.2 \%$ of its nominal output voltage.

## Inductor Selection

The higher operating frequency allows the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition to this basic trade-off, the effect of the inductor value on ripple current and low current operation must also be considered. The ripple current depends on the inductor value. The inductor ripple current, $\mathrm{i}_{\mathrm{L}}$, decreases with higher inductance or higher frequency and increases with higher input voltage, $\mathrm{V}_{\mathbb{I}}$. Accepting larger values of $\mathrm{i}_{\mathrm{L}}$ allows the use of low inductances, but results in higher output voltage ripple and greater core losses.
Use Equation 5 to calculate the value of the output inductor. LIR is a coefficient that represents inductor peak-topeak ripple to DC load current. It is suggested to use $0.1 \sim 0.3$ for most LIR applications.
Actual core loss of the inductor is independent of core size for a fixed inductor value, but it is dependent on the inductance value selected. As inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Ferrite designs have very low core loss and are preferred for high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates hard, which means that inductance collapses abruptly when the peak design current is exceeded. It results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate. It is important that the RMS current and saturation current ratings are not exceeding the inductor specification. The RMS and peak inductor current can be calculated from Equation 7 and Equation 8.

$$
\begin{align*}
& L=\frac{V_{\text {in }}-V_{\text {out }}}{I_{O} \cdot L I R} \cdot \frac{V_{\text {out }}}{V_{\text {in }} \cdot f \text { ssw }}  \tag{5}\\
& \Delta i_{L}=\frac{V_{\text {in }}-V_{\text {out }}}{L} \cdot \frac{V_{\text {out }}}{V_{\text {in }} \cdot f s w}  \tag{6}\\
& i_{\text {Lrms }}=\sqrt{I_{\text {O }}^{2}+\frac{\left(\frac{V_{\text {out }} \cdot\left(V_{\text {inmax }}-V_{\text {out }}\right)}{V_{\text {inmax }} \cdot L \cdot f s w}\right.}{12}}  \tag{7}\\
& L_{\text {Lpeak }}=I_{O}+\frac{\Delta i_{L}}{2} \tag{8}
\end{align*}
$$

For this design example, use $\operatorname{LIR}=0.3$, and the inductor is calculated to be $5.40 \mu \mathrm{H}$ with $\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V}$. Choose a $4.7 \mu \mathrm{H}$ standard inductor, the peak to peak inductor ripple is about $34 \%$ of $3-\mathrm{A} \mathrm{DC}$ load current.

## Output Capacitor Selection

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements.
Equation 9 gives the minimum output capacitance to meet the transient specification. For this example, $\mathrm{L}_{\mathrm{O}}=4.7 \mu \mathrm{H}, \Delta \mathrm{I}_{\text {OUT }}=3 \mathrm{~A}-0.0 \mathrm{~A}=3 \mathrm{~A}$ and $\Delta \mathrm{V}_{\text {OUT }}=500 \mathrm{mV}(10 \%$ of regulated 5 V$)$. Using these numbers gives a minimum capacitance of $17 \mu \mathrm{~F}$. A standard $22 \mu \mathrm{~F}$ ceramic capacitor is used in the design.

$$
\begin{equation*}
\mathrm{Co}>\frac{\Delta \mathrm{l}_{\mathrm{OUT}}{ }^{2} \cdot \mathrm{~L}}{\mathrm{~V}_{\text {out }} \cdot \Delta \mathrm{V}_{\text {out }}} \tag{9}
\end{equation*}
$$

The selection of $C_{\text {out }}$ is driven by the effective series resistance (ESR). Equation 10 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where $\mathrm{f}_{\mathrm{sw}}$ is the switching frequency, $\Delta \mathrm{V}_{\text {OUT }}$ is the maximum allowable output voltage ripple, and $\Delta \mathrm{i}_{\mathrm{L}}$ is the inductor ripple current. In this case, the maximum output voltage ripple is 50 mV ( $1 \%$ of regulated 5 V ). From Equation 6, the output current ripple is 1 A . From Equation 10, the minimum output capacitance meeting the output voltage ripple requirement is $4.6 \mu \mathrm{~F}$ with $3-\mathrm{m} \Omega$ esr resistance.

$$
\begin{equation*}
\mathrm{Co}>\frac{1}{8 \cdot f s w} \cdot \frac{1}{\frac{\Delta V_{\text {out }}}{\Delta i_{L}}-\mathrm{esr}} \tag{10}
\end{equation*}
$$

After considering both requirements, for this example, one $22 \mu \mathrm{~F} 6.3 \vee \mathrm{X} 7 \mathrm{R}$ ceramic capacitor with $3 \mathrm{~m} \Omega$ of ESR will be used.

## Input Capacitor Selection

A minimum $10 \mu \mathrm{~F}$ X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND. These capacitors should be connected as close as physically possible to the input pins of the converters, as they handle the RMS ripple current shown in Equation 11. For this example, $\mathrm{I}_{\text {OUT }}=3 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, minimum $\mathrm{V}_{\text {in_min }}=$ 9.6 V . The input capacitors must support a ripple current of 1 A RMS.

$$
\begin{equation*}
I_{\text {inrms }}=I_{\text {out }} \cdot \sqrt{\frac{V_{\text {out }}}{V_{\text {in min }}} \cdot \frac{\left(V_{\text {in min }}-V_{\text {out }}\right)}{V_{\text {in min }}}} \tag{11}
\end{equation*}
$$

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 12. Using the design example values, $\mathrm{I}_{\text {out_max }}=3 \mathrm{~A}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{Sw}}=600 \mathrm{kHz}$, yields an input voltage ripple of 125 mV .

$$
\begin{equation*}
\Delta V_{\text {in }}=\frac{\mathrm{I}_{\text {outmax }} \cdot 0.25}{\mathrm{C}_{\text {in }} \cdot f_{\text {sw }}} \tag{12}
\end{equation*}
$$

To prevent large voltage transients, a low ESR capacitor sized for the maximum RMS current must be used.

## Bootstrap Capacitor Selection

The external bootstrap capacitor connected to the BST pins supply the gate drive voltages for the topside MOSFETs. The capacitor between BST pin and LX pin is charged through an internal diode from V7V when the LX pin is low. When high side MOSFETs are to be turned on, the driver places the bootstrap voltage across the gate-source of the desired MOSFET. This enhances the top MOSFET switch and turns it on. The switch node voltage, LX, rises to VIN and the BST pin follows. With the internal high side MOSFET on, the bootstrap voltage is above the input supply: $\mathrm{V}_{\mathrm{BST}}=\mathrm{V}_{\mathbb{I N}}+\mathrm{V}_{7 \mathrm{~V}}$. The selection on bootstrap capacitance is related with internal high side power MOSFET gate capacitance. A $0.047-\mu \mathrm{F}$ ceramic capacitor is recommended to be connected between the BST to LX pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have $10-\mathrm{V}$ or higher voltage rating.

## Loop Compensation

The integrated buck DC/DC converter in TPS65282 incorporates a peak current mode. The error amplifier is a trans-conductance amplifier with a gain of $600 \mu \mathrm{~A} / \mathrm{V}$. A typical type II compensation circuit adequately delivers a phase margin between $60^{\circ}$ and $90^{\circ} . \mathrm{C}_{\mathrm{b}}$ adds a high frequency pole to attenuate high frequency noise when needed. To calculate the external compensation components, follow these steps:

1. Select switching frequency, $f_{\mathrm{sw}}$, that is appropriate for application depending on $L$ and $C$ sizes, output ripple and EMI. Switching frequency between 500 kHz and 1 MHz gives the best trade off between performance and cost. To optimize efficiency, a lower switching frequency is desired.
2. Set up cross over frequency, fc, which is typically between $1 / 5$ and $1 / 20$ of $f_{s w}$.
3. RC can be determined by:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{C}}=\frac{2 \pi \cdot \mathrm{fc} \cdot \mathrm{Vo} \cdot \mathrm{Co}}{\mathrm{~g}_{\mathrm{M}} \cdot \mathrm{Vref} \cdot \mathrm{gm}_{\mathrm{ps}}} \tag{13}
\end{equation*}
$$

where gm is the error amplifier gain ( $600 \mu \mathrm{~A} / \mathrm{V}$ ) and $\mathrm{gm}_{\mathrm{ps}}$ is the power stage voltage to current conversion gain ( $36 \mathrm{~A} / \mathrm{V}$ ).
4. Calculate $C_{C}$ by placing a compensation zero at or before the dominant pole,

$$
f p=\frac{1}{C_{O} \cdot R_{L} \cdot 2 \pi}
$$

$$
\begin{equation*}
\mathrm{C}_{\mathrm{C}}=\frac{\mathrm{R}_{\mathrm{L}} \cdot \mathrm{Co}_{0}}{\mathrm{R}_{\mathrm{C}}} \tag{14}
\end{equation*}
$$

5. Optional $\mathrm{C}_{\mathrm{b}}$ can be used to cancel the zero from the ESR associated with $\mathrm{C}_{\mathrm{o}}$.

$$
\begin{equation*}
\mathrm{C}_{\mathrm{b}}=\frac{\mathrm{Resr} \cdot \mathrm{Co}}{\mathrm{R}_{\mathrm{C}}} \tag{15}
\end{equation*}
$$



Figure 39. DC/DC Loop Compensation

## APPLICATION INORMATION

## Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds $160^{\circ} \mathrm{C}$. The thermal shutdown forces the buck converter to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below $140^{\circ} \mathrm{C}$, the device reinitiates the power up sequence. The thermal shutdown hysteresis is $20^{\circ} \mathrm{C}$.

## Power Dissipation and Junction Temperature

The total power dissipation inside TPS65282 should not exceed the maximum allowable junction temperature of $125^{\circ} \mathrm{C}$. The maximum allowable power dissipation is a function of the thermal resistance of the package, $\theta_{\mathrm{jA}}$, and ambient temperature. The analysis below gives an approximation in calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.
To calculate the temperature inside the device under continuous load, use the following procedure.

1. Define the total continuous current through the buck converter (including the load current through power switches). Make sure the continuous current does not exceed the maximum load current requirement.
2. From the graphs below, determine the expected losses ( Y axis) in Watts for the buck converter inside the device. The loss $\mathrm{P}_{\mathrm{D}_{\mathrm{Z}} \text { Buck }}$ depends on the input supply and the selected switching frequency. Please note, the data is measured in the provided evaluation board (EVM).
3. Determine the load current $\mathrm{I}_{\text {OUt }}$ through the power switch. Read $\mathrm{R}_{\mathrm{DS}(o n)}$ of the power switch from the Electrical Characteristics table.
4. The power loss through power switches can be calculated by:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{D}_{1} \mathrm{PW}}=\mathrm{R}_{\mathrm{DS} 1 \text { (on) }} \times \mathrm{I}_{\text {OUT1 } 1}+\mathrm{R}_{\mathrm{DS} 2(\text { On })} \times \mathrm{I}_{\text {OUT2 }} \tag{16}
\end{equation*}
$$

5. The Dissipating Rating Table provides the thermal resistance, $\theta_{\mathrm{JA}}$, for specific packages and board layouts.
6. The maximum temperature inside the IC can be calculated by:

$$
\begin{equation*}
\mathrm{T}_{J}=\mathrm{P}_{\mathrm{D}_{-} \text {BUCK }}+\mathrm{P}_{\mathrm{D}_{\_} \mathrm{PW}} \times \theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{A}} \tag{17}
\end{equation*}
$$

Where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\theta_{\mathrm{JA}}=$ Thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$\mathrm{P}_{\mathrm{D} \_ \text {BUCK }}=$ Total power dissipation in buck converter (W)
$\mathrm{P}_{\mathrm{D} \_ \text {pw }}=$ Total power dissipation in power switches (W)

## Auto-Retry Functionality

Some applications require that an over-current condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This auto-retry functionality can be implemented with an external resistor and capacitor shown in Figure 40. During a fault condition, nFAULT pulls low disabling the part. The part is disabled when EN is pulled low, and nFAULT goes high impedance allowing CRETRY to begin charging. The part reenables when the voltage on EN_SW reaches the turn-on threshold, and the auto-retry time is determined by the resistor/capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.


Figure 40. Auto Retry Functionality
Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. Figure 41 shows how an external logic signal can drive EN_SW through RFAULT and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.


Figure 41. Auto Retry Functionality With External Enable Signal

## PCB Layout Recommendation

When laying out the printed circuit board, the following guidelines should be used to ensure proper operation of the IC. These items are also illustrated graphically in the layout diagram of Figure 42.

- There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. This capacitor provides the AC current into the internal power MOSFETs. Connect the (+) terminal of the input capacitor as close as possible to the VIN pin, and connect the (-) terminal of the input capacitor as close as possible to the PGND pin. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the power ground PGND connections.
- Since the LX connection is the switching node, the output inductor should be located close to the LX pin, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. Keep the switching node, LX, away from all sensitive small-signal nodes.
- Connect V7V decoupling capacitor (connected close to the IC), between the V7V and the power ground PGND pin. This capacitor carries the MOSFET drivers' current peaks.
- Place the output filter capacitor of the buck converter close to SW_IN pins and AGND pin. Try to minimize the ground conductor length while maintaining adequate width.
- The AGND pin should be separately routed to the (-) terminal of V7V bypass capacitor to avoid switching grounding path. A ground plane is recommended connecting to this ground path.
- The compensation should be as close as possible to the COMP pins. The COMP and ROSC pins are sensitive to noise so the components associated to these pins should be located as close as possible to the IC and routed with minimal lengths of trace.
- Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of the power components. You can connect the copper areas to PGND, AGND, VIN or any other DC rail in your system.
- There is no electric signal internal connected to thermal pad in the device. Nevertheless connect the exposed pad beneath the IC to ground. Always solder the thermal pad to the board, and have as many vias as possible on the PCB to enhance power dissipation.


Figure 42. 2-Layers PCB Layout Recommendation Diagram

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65282RGER | ACTIVE | VQFN | RGE | 24 | 3000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | $\begin{aligned} & \hline \text { TPS } \\ & 65282 \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: Tl defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65282RGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65282RGER | VQFN | RGE | 24 | 3000 | 367.0 | 367.0 | 35.0 |



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DETAIL
OPTIONAL TERMINAL TYPICAL


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271)
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25
$78 \%$ PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

