



Order

Now







TUSB8043A

SLLSF94-JUNE 2019

TUSB8043A Four-port USB 3.2 x1 Gen1 Hub

1 Features

- Four port USB 3.2 x1 Gen1 (5 Gbps) hub
- USB 2.0 hub features
 - Multi transaction translator (MTT) hub: four transaction translators
 - Two asynchronous endpoint buffers per transaction translator
- Supports battery charging:
 - Supports D+/D- divider charging port (ACP1, ACP2, and ACP3) when the upstream port is unconnected or not configured
 - Supports automatic mode for transition between DCP or ACP modes when the upstream port is unconnected
 - Supports galaxy charging
 - CDP mode (upstream port connected)
 - DCP mode (upstream port unconnected)
 - DCP mode complies with chinese telecommunications industry standard YD/T 1591-2009
- Supports Operation as a USB 3.2 x1 Gen1 or USB 2.0 Compound Device
- Per port or ganged power switching and overcurrent notification inputs
- Supports four external downstream ports plus internal USB 2.0-only port for USB HID to I²C functionality
- Internal downstream port for I²C control through USB HID supports high-speed, full-speed operation. Its speed matches that of the upstream port.
- Supports vendor requests to read and write I²C and EEPROM read at 100 k and 400 k (Default)
- I²C master supports clock stretching
- OTP ROM, Serial EEPROM or I²C/SMBus slave interface for custom configurations:
 - VID and PID
 - Port customizations
 - Manufacturer and product strings (not by OTP ROM)
 - Serial number (not by OTP ROM)
- Application Feature selection using pin selection or EEPROM or I²C/SMBus slave interface
- Provides 128-Bit Universally Unique Identifier (UUID)
- Supports on-board and in-system EEPROM programming Via the USB 2.0 upstream port

- Single clock input, 24-MHz crystal or oscillator
- Downstream ports configurable to USB2.0 only
- 64-Pin QFN package (RGC)

2 Applications

Computer systems, docking stations, monitors, set-top boxes


3 Description

The TUSB8043A is a four-port USB 3.2 x1 Gen1 (5 Gbps) hub. It provides simultaneous SuperSpeed USB and high-speed/full-speed connections on the upstream port and provides SuperSpeed USB, high-speed, full-speed, or low-speed connections on the downstream ports. When the upstream port is connected to an electrical environment that only supports high-speed or full-speed/low-speed connectivity is disabled on the downstream ports.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|-----------|-------------------|--|--|
| TUSB8043A | VQFN (64) | 9.00 mm × 9.00 mm | | |
| TUSB8043AI | VQFN (64) | 9.00 mm × 9.00 mm | | |

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Texas Instruments

www.ti.com

Table of Contents

| 1 | Feat | tures | 1 |
|---|------|----------------------------------|------|
| 2 | Арр | lications | 1 |
| 3 | Des | cription | 1 |
| 4 | Rev | ision History | 2 |
| 5 | Des | cription (continued) | 3 |
| 6 | Pin | Configuration and Functions | 4 |
| 7 | Spe | cifications | 9 |
| | 7.1 | Absolute Maximum Ratings | |
| | 7.2 | ESD Ratings | 9 |
| | 7.3 | Recommended Operating Conditions | 9 |
| | 7.4 | Thermal Information | 9 |
| | 7.5 | Electrical Characteristics | 10 |
| | 7.6 | Timing Requirements | 12 |
| 8 | Deta | ailed Description | . 14 |
| | 8.1 | Overview | 14 |
| | 8.2 | Functional Block Diagram | 14 |
| | 8.3 | Feature Description | 15 |
| | 8.4 | Device Functional Modes | 22 |
| | | | |

| | 8.5 | Register Maps | 25 |
|----|------|---|----|
| 9 | Арр | lication and Implementation | 40 |
| | 9.1 | Application Information | 40 |
| | 9.2 | Typical Application | 40 |
| 10 | Pow | ver Supply Recommendations | 49 |
| | 10.1 | TUSB8043A Power Supply | 49 |
| | 10.2 | Downstream Port Power | 49 |
| | 10.3 | Ground | 49 |
| 11 | Lay | out | 50 |
| | 11.1 | Layout Guidelines | 50 |
| | 11.2 | Layout Examples | 51 |
| 12 | Dev | ice and Documentation Support | 53 |
| | 12.1 | Receiving Notification of Documentation Updates | 53 |
| | 12.2 | Community Resources | 53 |
| | 12.3 | Trademarks | 53 |
| | 12.4 | Electrostatic Discharge Caution | 53 |
| | 12.5 | Glossary | 53 |
| 13 | Mec | hanical, Packaging, and Orderable | |
| | Info | mation | 53 |
| | | | |

4 Revision History

| DATE | REVISION | NOTES | |
|-----------|----------|----------------------|--|
| June 2019 | * | Preliminary release. | |



5 Description (continued)

When the upstream port is connected to an electrical environment that only supports full-speed/low-speed connections, SuperSpeed USB and high-speed connectivity are disabled on the downstream ports.

The TUSB8043A supports per port or ganged power switching and over-current protection, and supports battery charging applications.

An individually port power controlled hub switches power on or off to each downstream port as requested by the USB host. Also when an individually port power controlled hub senses an over-current event, only power to the affected downstream port is switched off.

A ganged hub switches on power to all its downstream ports when power is required to be on for any port. The power to the downstream ports is not switched off unless all ports are in a state that allows power to be removed. Also when a ganged hub senses an over-current event, power to all downstream ports is switched off.

The TUSB8043A downstream ports provide support for battery charging applications by providing Battery Charging Downstream Port (CDP) handshaking support. It also supports a Dedicated Charging Port (DCP) mode when the upstream port is not connected. The DCP mode supports USB devices which support with the USB Battery Charging, Galaxy Charging, and Chinese Telecommunications Industry Standard YD/T 1591-2009. In addition when upstream port is unconnected, the TUSB8043A supports the divider charging port modes (ACPx modes) and an automatic transition through all modes, starting with ACP3 and ending in DCP.


The TUSB8043A provides pin strap configuration for some features including battery charging support, and also provides customization though OTP ROM, I²C EEPROM, or via an I²C/SMBus slave interface for PID, VID, and custom port and phy configurations. Custom string support is also available when using an I²C EEPROM or the I²C/SMBus slave interface.

The TUSB8043A supports programming of an attached EEPROM through its internal USB HID to I²C interface.

The device is available in a 64-pin RGC package and is offered in a commercial version (TUSB8043A) for operation over the temperature range of 0°C to 70°C, and in an industrial version (TUSB8043AI) for operation over the temperature range of –40°C to 85°C.

TUSB8043A SLLSF94 – JUNE 2019

6 Pin Configuration and Functions



Pin Functions

| PIN | | I/O DESCRIPTION | | |
|-------------------------|---|-----------------|---|--|
| NAME NO. | | 1/0 | DESCRIPTION | |
| Clock and Reset Signals | 5 | | | |
| GRSTz | z 50 I, PU Global power reset. This reset brings all of the TUSB8043A internal registers to their definition of the States. When GRSTz is asserted, the device is completely nonfunctional. | | Global power reset. This reset brings all of the TUSB8043A internal registers to their default states. When GRSTz is asserted, the device is completely nonfunctional. | |
| XI | 62 | I | Crystal input. This pin is the crystal input for the internal oscillator. The input may alternately be driven by the output of an external oscillator. When using a crystal a 1-M Ω feedback resistor is required between XI and XO. | |



Pin Functions (continued)

| PIN | | I/O | | | |
|----------------------|----------|---------|---|--|--|
| NAME | NAME NO. | | DESCRIPTION | | |
| хо | 61 | 0 | Crystal output. This pin is the crystal output for the internal oscillator. If XI is driven by an external oscillator this pin may be left unconnected. When using a crystal a 1-M Ω feedback resistor is required between XI and XO. | | |
| USB Upstream Signals | | | | | |
| USB_SSTXP_UP | 55 | 0 | USB SuperSpeed transmitter differential pair (positive) | | |
| USB_SSTXM_UP | 56 | 0 | USB SuperSpeed transmitter differential pair (negative) | | |
| USB_SSRXP_UP | 58 | I | USB SuperSpeed receiver differential pair (positive) | | |
| USB_SSRXM_UP | 59 | I | USB SuperSpeed receiver differential pair (negative) | | |
| USB_DP_UP | 53 | I/O | USB High-speed differential transceiver (positive) | | |
| USB_DM_UP | 54 | I/O | USB High-speed differential transceiver (negative) | | |
| USB_R1 | 64 | I | Precision resistor reference. A 9.53-k Ω ±1% resistor should be connected between USB_R1 and GND. | | |
| USB_VBUS | 48 | I | USB upstream port power monitor. The VBUS detection requires a voltage divider. The signa USB_VBUS must be connected to VBUS through a 90.9-K Ω ±1% resistor, and to ground through a 10-k Ω ±1% resistor from the signal to ground. | | |
| USB Downstream Signa | ls | | | | |
| USB_SSTXP_DN1 | 3 | 0 | USB SuperSpeed transmitter differential pair (positive) | | |
| USB_SSTXM_DN1 | 4 | 0 | USB SuperSpeed transmitter differential pair (negative) | | |
| USB_SSRXP_DN1 | 6 | I | USB SuperSpeed receiver differential pair (positive) | | |
| USB_SSRXM_DN1 | 7 | I | USB SuperSpeed receiver differential pair (negative) | | |
| USB_DP_DN1 | 1 | I/O | USB High-speed differential transceiver (positive) | | |
| USB_DM_DN1 | 2 | I/O | USB High-speed differential transceiver (negative) | | |
| PWRCTL1/BATEN1 | 36 | I/O, PD | USB Port 1 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 1. This pin be left unconnected if power management is not implemented. In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 1 as indicated in the Battery Charging Support register: 0 = Battery charging not supported | | |
| | | | 1 = Battery charging supported USB Port 1 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 1. | | |
| OVERCUR1z | 46 | I, PU | 0 = An over current event has occurred 1 = An over current event has not occurred When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected. | | |
| USB_SSTXP_DN2 | 11 | 0 | USB SuperSpeed transmitter differential pair (positive) | | |
| USB_SSTXM_DN2 | 12 | 0 | USB SuperSpeed transmitter differential pair (negative) | | |
| USB_SSRXP_DN2 | 14 | I | USB SuperSpeed receiver differential pair (positive) | | |
| USB_SSRXM_DN2 | 15 | I | USB SuperSpeed receiver differential pair (negative) | | |
| USB_DP_DN2 | 9 | I/O | USB High-speed differential transceiver (positive) | | |
| USB_DM_DN2 | 10 | I/O | USB High-speed differential transceiver (negative) | | |
| PWRCTL2/BATEN2 | 35 | I/O, PD | USB Port 2 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 2. This pin be left unconnected if power management is not implemented. In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 2 as indicated in the Battery Charging Support | | |
| | | | register: 0 = Battery charging not supported | | |
| | | | 1 = Battery charging supported | | |

Texas Instruments

www.ti.com

Pin Functions (continued)

| PIN | | 1/0 | DESCRIPTION | |
|---|-----|--|--|--|
| NAME | NO. | 1,0 | DESCRIPTION | |
| | | | USB Port 2 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 2. | |
| | | | 0 = An over current event has occurred | |
| OVERCUR2z | 47 | I, PU | 1 = An over current event has not occurred | |
| | | | When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected. | |
| USB_SSTXP_DN3 | 19 | 0 | USB SuperSpeed transmitter differential pair (positive) | |
| USB_SSTXM_DN3 | 20 | 0 | USB SuperSpeed transmitter differential pair (negative) | |
| USB_SSRXP_DN3 | 22 | I | USB SuperSpeed receiver differential pair (positive) | |
| USB_SSRXM_DN3 | 23 | I | USB SuperSpeed receiver differential pair (negative) | |
| USB_DP_DN3 | 17 | I/O | USB High-speed differential transceiver (positive) | |
| USB_DM_DN3 | 18 | I/O | USB High-speed differential transceiver (negative) | |
| | | | USB Port 3 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 3. This pin be left unconnected if power management is not implemented. | |
| PWRCTL3/BATEN3 | 33 | I/O, PD | In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 3 as indicated in the Battery Charging Support register: | |
| | | | 0 = Battery charging not supported | |
| | | | 1 = Battery charging supported | |
| | | | USB Port 3 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 3. | |
| | | | 0 = An over current event has occurred | |
| OVERCUR3z | 44 | I, PU | 1 = An over current event has not occurred | |
| | | | When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected. | |
| USB_SSTXP_DN4 | 26 | 0 | USB SuperSpeed transmitter differential pair (positive) | |
| USB_SSTXM_DN4 | 27 | 0 | USB SuperSpeed transmitter differential pair (negative) | |
| USB_SSRXP_DN4 | 29 | I | USB SuperSpeed receiver differential pair (positive) | |
| USB_SSRXM_DN4 | 30 | I | USB SuperSpeed receiver differential pair (negative) | |
| USB_DP_DN4 | 24 | I/O | USB High-speed differential transceiver (positive) | |
| USB_DM_DN4 | 25 | I/O | USB High-speed differential transceiver (negative) | |
| | | | USB Port 4 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 4. This pin be left unconnected if power management is not implemented. | |
| PWRCTL4/BATEN4 | 32 | I/O, PD | In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 4 as indicated in the Battery Charging Support register: | |
| | | | 0 = Battery charging not supported | |
| | | | 1 = Battery charging supported | |
| | | | USB Port 4 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 4. | |
| | | | 0 = An over current event has occurred | |
| OVERCUR4z | 43 | I, PU | 1 = An over current event has not occurred | |
| | U | ., , , , , , , , , , , , , , , , , , , | When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected. | |
| I ² C/SMBUS I ² C Signals | | | over current conditions. For the case when another OVERCURz pin is used, this pin can be | |

6



Pin Functions (continued)

| PIN | | 1/0 | DESCRIPTION | |
|------------------------|---------------|----------------|--|--|
| NAME NO. | | 1/0 | | |
| | | | I ² C clock/SMBus clock. Function of pin depends on the setting of the SMBUSz input. | |
| SCL/SMBCLK | SCL/SMBCLK 38 | | When SMBUSz = 1, this pin acts as the serial clock interface for an I^2C EEPROM. | |
| | | I/O, PD | When SMBUSz = 0, this pin acts as the serial clock interface for an SMBus host. | |
| | | | Can be left unconnected if external interface not implemented. | |
| | | | I ² C data/SMBus data. Function of pin depends on the setting of the SMBUSz input. | |
| SDA/SMBDAT | 37 | I/O, PD | When SMBUSz = 1, this pin acts as the serial data interface for an I^2C EEPROM. | |
| OBACINEER | 01 | <i>"</i> 0, 10 | When SMBUSz = 0, this pin acts as the serial data interface for an SMBus host. | |
| | | | Can be left unconnected if external interface not implemented. | |
| | | | $I^2C/SMBus$ mode select/SuperSpeed USB Suspend Status. The value of the pin is sampled at the de-assertion of reset set I^2C or SMBus mode as follows: | |
| | | | $1 = I^2 C$ Mode Selected | |
| SMBUSz/SS_SUSPEND | 39 | I/O, PU | 0 = SMBus Mode Selected | |
| | | | Can be left unconnected if external interface not implemented. | |
| | | | After reset, this signal indicates the SuperSpeed USB Suspend status of the upstream port if enabled through the stsOutputEn bit in the Additional Feature Configuration register. When enabled, a value of 1 indicates the connection is suspended. | |
| Test and Miscellaneous | Signals | | · | |
| | | | Full power management enable/SMBus address bit 1/SuperSpeed USB Connection Status Upstream port. | |
| | | | The value of the pin is sampled at the de-assertion of reset to set the power switch control follows: | |
| | | | 0 = Power switching and over current inputs supported | |
| | | | 1 = Power switching and over current inputs not supported | |
| | | | Full power management is the ability to control power to the downstream ports of the TUSB8043A using PWRCTL[4:1]/BATEN[4:1]. | |
| FULLPWRMGMTz/FULL | | | If BATENx = 1 on any port, full power management must be enabled so the value of the terminal is sampled at the de-assertion to initialize the value of the FULLAUTOz bit. | |
| AUTOz/SMBA1/SS_UP | 40 | I/O, PD | When AUTOENz = 0 and FULLAUTOz = 0: all ACP modes are supported. | |
| | | | When AUTOENz = 0 and FULLAUTOz = 1:only highest current ACP mode is used in auto mode. | |
| | | | When SMBus mode is enabled, this pin sets the value of the SMBus slave address bit 1. | |
| | | | Can be left unconnected if full power management and SMBus are not implemented. | |
| | | | After reset, this signal indicates the SuperSpeed USB connection status of the upstream port if enabled through the stsOutputEn bit in the Additional Feature Configuration register. When enabled a value of 1 indicates the upstream port is connected to a SuperSpeed USB capable port. | |
| | | | Note: Power switching must be supported for battery charging applications. | |
| | | | Power Control Polarity. | |
| PWRCTL_POL | 41 | I/O, PU | The value of the pin is sampled at the de-assertion of reset to set the polarity of PWRCTL[4:1]. | |
| | | 10,10 | 0 = PWRCTL polarity is active low | |
| | | | 1 = PWRCTL polarity is active high | |



Pin Functions (continued)

| PIN | | 1/0 | DESCRIPTION | |
|---|-------------------|---------|---|--|
| NAME | NO. | 1/0 | DESCRIPTION | |
| | | | Ganged operation enable/SMBus Address bit 2/HS Connection Status Upstream Port. | |
| | | | The value of the pin is sampled at the de-assertion of reset to set the power switch and over current detection mode as follows: | |
| | | | 0 = Individual power control supported when power switching is enabled | |
| | | | 1 = Power control gangs supported when power switching is enabled | |
| GANGED/SMBA2/HS_U P | 42 | I/O, PD | When SMBus mode is enabled using SMBUSz, this pin sets the value of the SMBus slave address bit 2. | |
| | | | After reset, this signal indicates the High-speed USB connection status of the upstream port if enabled through the stsOutputEn bit in Additional Feature Configuration register. When enabled, a value of 1 indicates the upstream port is connected to a High-speed USB capable port. | |
| | | | Note: Individual power control must be enabled for battery charging applications. | |
| | 45 | | Automatic Charge Mode Enable/HS Suspend Status. | |
| | | | The value of the pin is sampled at the de-assertion of reset to determine if automatic mode is enabled as follows: | |
| AUTOENz/HS_SUSPEN | | I/O, PU | 0 = Automatic Mode is enabled on ports that are enabled for battery charging when the hub is unconnected. Please note that CDP is not supported on Port 1 when operating in Automatic mode. | |
| D | | | 1 = Automatic Mode is disabled | |
| | | | This value is also used to set the autoEnz bit in the Battery Charging Support Register. | |
| | | | After reset, this signal indicates the High-speed USB Suspend status of the upstream port if enabled through the stsOutputEn bit in Additional Feature Configuration register. When enabled, a value of 1 indicates the connection is suspended. | |
| TEST | 49 | I | This pin is reserved for factory test. For normal operation, this pin requires an external pull down resistor to ground on PCB. Recommend 10k or stronger resistor. | |
| Power and Ground Sign | als | | | |
| VDD 5, 8, 13, 21, 28, 31, 51, 57 | | PWR | 1.1-V power rail | |
| VDD33 | 16, 34, 52, 63 | PWR | 3.3-V power rail | |
| VSS (Thermal Pad) | | PWR | Ground. Thermal pad must be connected to ground. | |
| NC | 60 | | No connect, leave floating | |



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-------------------------|--|------|------|------|
| Supply Voltage Range | V _{DD} Supply voltage range | -0.3 | 1.4 | V |
| | V _{DD33} Supply voltage range | -0.3 | 3.8 | V |
| Voltager Range | USB_SSRXP_UP, USB_SSRXN_UP, SSRXP_DN[4:1], USB_RXN_DP[4:1] and USB_VBUS terminals | -0.3 | 1,4 | V |
| | XI terminal | -0.3 | 2.45 | V |
| | All other terminals | -0.3 | 3.8 | V |
| T _{stg} | Storage temperature | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | Electrostatio discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |
| V _(ESD) | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±500 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-------------------|--------------------------------|------|-----|-------|------|
| V _{DD} | 1.1V Supply voltage | 0.99 | 1.1 | 1.26 | V |
| V _{DD33} | 3.3V Supply voltage | 3.0 | 3.3 | 3.6 | V |
| USB_VBU S | Voltage at USB_VBUS terminal. | 0 | | 1.155 | V |
| T _A | TUSB8043A Ambient temperature | 0 | | 70 | °C |
| T _A | TUSB8043AI Ambient temperature | -40 | | 85 | °C |
| TJ | Junction temperature | -40 | | 105 | °C |

7.4 Thermal Information

| | | TUSB8043A | |
|-----------------------|--|-----------|------|
| | THERMAL METRIC ⁽¹⁾ | RGC | UNIT |
| | | 64 PINS | |
| $R_{	hetaJA}$ | Junction-to-ambient thermal resistance | 26 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 11.5 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 5.3 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.2 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 5.2 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 1.0 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

STRUMENTS

Texas

7.5 Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

| PARAMETER TEST CONDITIONS MIN TYP MAX UNIT | | | | | | | |
|--|---|---|-----|----|--|--|--|
| Low Powe | | | | | | | |
| I _{DD_PWRO} | V _{DD} current after Power On (after reset) | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 18 | mA | | | |
| I _{DD33_PW} RON | V _{DD33} current after Power On (after reset) | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 2 | mA | | | |
| I _{DD_UPDIS} C | V _{DD} current when upstream port is disconnected | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 23 | mA | | | |
| I _{DD33_UP} DISC | V _{DD33} current when upstream port is disconnected | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 2 | mA | | | |
| I _{DD_SUSP} END | V _{DD} current in Suspend | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 23 | mA | | | |
| I _{DD33_SUS} PEND | V _{DD33} current in Suspend | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 2 | mA | | | |
| Active Power Modes (US State / DS State) | | | | | | | |
| I _{DD_SMBU} s | V_{DD} current during SMbus programming. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 290 | mA | | | |
| I _{DD33_SM} BUS | V _{DD33} current during SMbus programming | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 75 | mA | | | |
| I _{DD_3H_1S} S_0HS_U12 | V _{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 1 SS device, and 0 HS device. Links in U1/U2. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 220 | mA | | | |
| I _{DD33_3H_} 1SS_0HS_ U12 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 1 SS device, and 0 HS device. Links in U1/U2. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 45 | mA | | | |
| I _{DD_3H_1S} s_0HS_U0 | V_{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 1 SS device, and 0 HS device. Links in U0. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 330 | mA | | | |
| I _{DD33_3H_} 1SS_0HS_ U0 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 1 SS device, and 0 HS device. Links in U0. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 45 | mA | | | |
| I _{DD_3H_2S} S_0HS_U12 | V_{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 2 SS devices, and 0 HS device. Links in U1/U2 | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 301 | mA | | | |
| I _{DD33_3H_} 2SS_0HS_ U12 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 2 SS devices, and 0 HS device. Links in U1/U2 | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 45 | mA | | | |
| I _{DD_3H_2S} S_0HS_U0 | V_{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 2 SS devices, and 0 HS device. Links in U0. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 460 | mA | | | |
| I _{DD33_3H_} 2SS_0HS_ U0 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 2 SS devices, and 0 HS device. Links in U0. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 45 | mA | | | |
| I _{DD_3H_3S} s_0HS_U12 | V _{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 3 SS devices, and 0 HS device. Links in U1/U2 | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 372 | mA | | | |
| I _{DD33_3H_} 3SS_0HS_ U12 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 3 SS devices, and 0 HS device. Links in U1/U2 | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | 45 | mA | | | |



Electrical Characteristics (continued)

over operating free-air temperature and voltage range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
|--|---|---|-----|---------|------|
| I _{DD_3H_3S} s_0HS_U0 | V _{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 3 SS devices, and 0 HS device. Links in U0. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | | 560 | mA |
| I _{DD33_3H_} 3SS_0HS_ U0 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 3 SS devices, and 0 HS device. Links in U0. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | | 45 | mA |
| I _{DD_3H_4S} S_0HS_U12 | V _{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 4 SS devices, and 0 HS device. Links in U1/U2 | $V_{DD} = 1.1V; V_{DD33} = 3.3V; T_A = 25 \text{ °C};$ | | 467 | mA |
| I _{DD33_3H_} 4SS_0HS_ U12 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 4 SS devices, and 0 HS device. Links in U1/U2 | $V_{DD} = 1.1V; V_{DD33} = 3.3V; T_A = 25 \text{ °C};$ | | 45 | mA |
| I _{DD_3H_4S} S_0HS_U0 | V _{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 4 SS devices, and 0 HS device. Links in U0. | $V_{DD} = 1.1V; V_{DD33} = 3.3V; T_A = 25 \text{ °C};$ | | 672 | mA |
| I _{DD33_3H_} 4SS_0HS_ U0 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 4 SS devices, and 0 HS device. Links in U0. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | | 45 | mA |
| I _{DD_3H_1S} S_1HS_U0 | V_{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 1 SS device, and 1 HS device. Links in U0. | V_{DD} = 1.1V; V_{DD33} = 3.3V; T_A = 25 °C; | | 372 | mA |
| I _{DD33_3H_} 1SS_1HS_ U0 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 1 SS devices, and 1 HS device. Links in U0. | V_{DD} = 1.1V; V_{DD33} = 3.3V; T_A = 25 °C; | | 84 | mA |
| I _{DD_3H_1S} S_2HS_U0 | V _{DD} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 2 SS device, and 2 HS device. Links in U0. | V_{DD} = 1.1V; V_{DD33} = 3.3V; T_A = 25 °C; | | 480 | mA |
| I _{DD33_3H_} 1SS_2HS_ U0 | V _{DD33} current upstream port connected to USB 3.0 Host, downstream port(s) connected to 2 SS devices, and 2 HS device. Links in U0. | $V_{DD} = 1.1V; V_{DD33} = 3.3V; T_A = 25 \text{ °C};$ | | 95 | mA |
| I _{DD_2H_0S} s_1HS | V _{DD} current upstream port connected to USB 2.0 Host, downstream port(s) connected to 0 SS device, and 1 HS device. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | | 45 | mA |
| I _{DD33_2H_} 0SS_1HS | V _{DD33} current upstream port connected to USB 2.0 Host, downstream port(s) connected to 0 SS devices, and 1 HS device. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | | 45 | mA |
| I _{DD_2H_0S} S_4HS | V _{DD} current upstream port connected to USB 2.0 Host, downstream port(s) connected to 0 SS device, and 4 HS device. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | | 74 | mA |
| I _{DD33_2H_} 0SS_4HS | V _{DD33} current upstream port connected to USB 2.0 Host, downstream port(s) connected to 0 SS devices, and 4 HS device. | V _{DD} = 1.1V; V _{DD33} = 3.3V; T _A = 25 °C; | | 76 | mA |
| 3.3V I/O | | | | | |
| V _{IH} | High-level input voltage ⁽¹⁾ | | 2 | 3.6 | V |

(1) Applies to external inputs and bi-directional buffers

Electrical Characteristics (continued)

over operating free-air temperature and voltage range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---|-----------------------------|------|-----|----------------------------|------|
| V _{IL} | Low-level input voltage ⁽¹⁾ | | 0 | | 0.8 | V |
| VI | Input voltage | | 0 | | 3.6 | V |
| Vo | Output voltage ⁽²⁾ | | 0 | | 3.6 | V |
| t _t | Input transition time (t _{RISE} and t _{FALL}) | | | | 25 | ns |
| V _{HYS} | Input hysteresis ⁽³⁾ | | | | 1.3 x V _{DD33} | V |
| V _{OH} | High-level output voltage | I _{OH} = -4 mA | 2.4 | | | V |
| V _{OL} | Low-level output voltage | I _{OH} = 4 mA | | | 0.4 | V |
| I _{OZP} | High-impedance output current with internal pullup or pulldown resistor. ⁽⁴⁾ | $V_1 = 0$ to V_{DD33} ; | -250 | | 250 | μA |
| I _I | Input current ⁽⁵⁾ | $V_{I} = 0$ to V_{DD33} ; | -15 | | 15 | μA |
| R _{PD} | Internal pull-down resistance | | 13.5 | 19 | 27.5 | kΩ |
| R _{PU} | Internal pull-up resistance | | 14.5 | 19 | 25 | kΩ |

Applies to external outputs and bi-directional buffers (2)

(3) Applies to GRSTZ

Applies to pins with internal pullups/pulldowns. (4)

(5) Applies to external input buffers

7.6 Timing Requirements

| | | MIN | NOM MAX | UNIT | | |
|-----------------------------|---|-----|---------|------|--|--|
| Power-on t | Power-on timings. Refer to Figure 1 | | | | | |
| t _{d1} | V_{DD} stable before V_{DD33} stable. ⁽¹⁾ ⁽²⁾ | 0 | | ms | | |
| t _{d2} | V_{DD} and V_{DD33} before de-assertion of GRSTz. | 3 | | ms | | |
| t _{su_io} | Setup for MISC inputs. ⁽³⁾ | 0.1 | | μs | | |
| t _{hd_io} | Hold for MISC inputs. ⁽³⁾ | 0.1 | | μs | | |
| t _{VDD33_RAM} P | V _{DD33} supply ramp requirement. | 0.2 | 100 | ms | | |
| t _{VDD_RAMP} | V _{DD} supply ramp requirement. | 0.2 | 100 | ms | | |

(1) As long as GRSTz is de-asserted after both supplies are stable, there is no power-on relationship between V_{DD33} and V_{DD}. If GRSTz is only connected to a capacitor to GND, then V_{DD} must be stable minimum of 10 µs before V_{DD33} . An active reset is required if the V_{DD33} supply is stable before V_{DD} supply. This active reset shall meet the 3 ms power-up delay

(2)counting from both power supplies stable to de-assertion of GRSTz.

(3) MISC pins sampled at de-assertion of GRSTz: BATEN[4:1], AUTOENz, FULLPWRMGMTz, GANGED, SMBUSz, and PWRCTL_POL.






Figure 1. Power-Up Timing Requirements




8 Detailed Description

8.1 Overview

The TUSB8043A is a four-port USB 3.2 x1 Gen1 compliant hub. It provides simultaneous SuperSpeed USB and high-speed/full-speed connections on the upstream port and provides SuperSpeed USB, high-speed, full-speed, or low-speed connections on the downstream ports. When the upstream port is connected to an electrical environment that only supports high-speed or full-speed/low-speed connections, SuperSpeed USB connectivity is disabled on the downstream ports. When the upstream port is connected to an electrical environment that only supports full-speed connections, SuperSpeed USB and high-speed connectivity are disabled on the downstream ports.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Battery Charging Features

The TUSB8043A provides support for USB Battery Charging (BC1.2) and custom charging. Battery charging support may be enabled on a per port basis through the REG_6h(batEn[3:0]) or the BATEN[4:1] pins.

USB Battery charging support includes both Charging Downstream Port (CDP) and Dedicated Charging Port (DCP) modes. The DCP mode is compliant with the Chinese Telecommunications Industry Standard YD/T 1591-2009. CDP is enabled when the upstream port has detected valid VBUS, configured, and host sets port power. When the upstream port is not connected and battery charging support is enabled, the TUSB8043A enables DCP mode once all other battery modes such as ACPx have failed or are disabled.

In addition to USB Battery charging (BC1.2), the TUSB8043A supports custom charging indications: Divider Charging (ACP3, ACP2, ACP1 modes), and Galaxy compatible charging. These custom charging modes are only supported when upstream port is unconnected and AUTOMODE is enabled. AUTOMODE can be enabled either thru AUTOENz pin or from Reg_0Ah bit 1 (autoModeEnz) . When in AUTOMODE and upstream port is disconnected, the port automatically transitions from ACP mode to the DCP mode depending on the portable device connected. The divided mode places a fixed DC voltage on the ports DP and DM signals which allows some devices to identify the capabilities of the charger. The default divider mode indicates support for up to 10W (ACP3). The divider mode can be configured to report a lower-current setting (up to 5 W) through REG_0Ah (HiCurAcpModeEn).

When the upstream port is not connected and battery charging support is enabled for a port, the TUSB8043A drives the port power enable active. If AUTOMODE is disabled, then DCP mode is used. If AUTOMODE is enabled and fully automatic mode is disabled (FullAutoEn bit is cleared (Reg_25h Bit 0) or FULLAUTOz pin = 0), then TUSB8043A starts with highest enabled divider current mode (ACPx). The TUSB8043A remains in highest current mode as long as a pull-up is not detected on DP pin. If an pull-up is detected on DP pin, then TUSB8043A drives the port power enable inactive and switch to Galaxy mode, if enabled, or to DCP mode if Galaxy mode is disabled. The TUSB8043A again drives the port power enable active. The TUSB8043A remains in Galaxy mode as long as no pull-up is detected on DP pin. If an pull-up is detected on DP pin, then TUSB8043A drives the port power enable inactive and transition to DCP mode. The TUSB8043A again drives the port power enable active. In DCP mode, the TUSB8043A looks for a pull-up detected on DP pin or RxVdat. If a pull-up or RxVdat is detected on DP, the TUSB8043A drives the port power enable active and transition bocks for a pull-up or RxVdat is detected on DP, the TUSB8043A drives the port power enable inactive and transition bocks for a pull-up detected on DP pin or RxVdat. If a pull-up or RxVdat is detected on DP, the TUSB8043A drives the port power enable inactive and transition bocks for a pull-up detected on DP pin or RxVdat is detected on DP, the TUSB8043A drives the port power enable inactive and transition back to ACPx mode. This sequence repeats until upstream port is connected.

When Automatic mode is enabled and full automatic mode is enabled (FullAutoEn Reg_25h bit 0 is set or FULLAUTOz pin = 1), TUSB8043A performs same sequence described in previous paragraph with the addition of attempting all supported ACPx modes before sequencing to Galaxy Mode (if enabled) or DCP mode.

The supported battery charging modes when TUSB8043A configured for SMBus or external EEPROM is detailed in Battery Charging Modes with SMBus/EEPROM Table.

The supported battery charging modes when TUSB8043A configured for I2C but without an external EEPROM is determined by the sampled state of the pins. These modes are detailed in Battery Charging Modes without EEPROM Table.

TUSB8043A SLLSF94 – JUNE 2019



Feature Description (continued)

Table 1. TUSB8043A Battery Charging Modes with SMBus or I2C EEPROM

| batEn[n] Reg_06h Bits 3:0 | Upstream VBUS | HiCurAcpMode En Reg_0Ah Bit 4 | autoModeEnz Reg_0Ah Bit 1 | FullAutoEn Reg_25h Bit 0 | Galaxy_Enz Reg_25h Bit 1 | Battery Charging Mode Port x (x = n + 1) |
|---------------------------|---------------|-------------------------------|---------------------------|--------------------------|--------------------------|--|
| 0 | Don't Care | Don't Care | Don't Care | Don't Care | Don't Care | No Charging support |
| 1 | > 4V | Don't Care | Don't Care | Don't Care | Don't Care | CDP |
| 1 | < 4V | Don't Care | 1 | Don't Care | Don't Care | DCP |
| 1 | < 4V | Don't Care | 0 | 1 | 1 | AUTOMODE enabled. Sequences through all ACPx modes and DCP Alternate ACP3, ACP2, ACP1, DCP |
| 1 | < 4 V | 0 | 0 | 0 | 1 | AUTOMODE enabled. Sequences between ACP2 and DCP. Alternate ACP2, DCP |
| 1 | < 4V | 1 | 0 | 0 | 1 | AUTOMODE enabled. Sequences between ACP3 and DCP. Alternate ACP3, DCP |
| 1 | < 4V | Don't Care | 0 | 1 | 0 | AUTOMODE enabled with Galaxy compatible charging support. Alternate ACP3, ACP2, ACP1, Galaxy, DCP |
| 1 | < 4V | 0 | 0 | 0 | 0 | AUTOMODE enabled with Galaxy compatible charging support. Alternate ACP2, Galaxy, DCP |
| 1 | < 4V | 1 | 0 | 0 | 0 | AUTOMODE enabled with Galaxy compatible charging support. Alternate ACP3, Galaxy, DCP |

Table 2. TUSB8043A Battery Charging Modes without EEPROM

| BATEN[3:0] pins | Upstream VBUS | AUTOENz pin | FULLAUTOZ pin | Battery Charging Mode Port x (x = n + 1) |
|-----------------|---------------|-------------|---------------|--|
| 0 | Don't Care | Don't Care | Don't Care | No Charging support |
| 1 | > 4V | Don't Care | Don't Care | CDP |
| 1 | < 4V | 1 | 0 | DCP |
| 1 | < 4V | 0 | 0 | AUTOMODE enabled with Galaxy compatible charging support. Sequences through all ACPx modes. Alternate ACP3, ACP2, ACP1, Galaxy, DCP. |
| 1 | < 4V | 0 | 1 | AUTOMODE enabled with Galaxy compatible charging support. Alternate ACP3, Galaxy, DCP |
| 1 | < 4V | 1 | 1 | AUTOMODE enabled. Sequences through all ACPx modes. Alternate ACP3, ACP2, ACP1, DCP. |



8.3.2 USB Power Management

The TUSB8043A can be configured for power switched applications using either per-port (Full power managed) or ganged power-enable controls and over-current status inputs. When battery charge is enabled, the TUSB8043A always functions in full power managed.

Power switch support is enabled by REG_5h (fullPwrMgmtz) and the per-port or ganged mode is configured by REG_5h(ganged).

The TUSB8043A supports both active high and active low power-enable controls. The PWRCTL[4:1] polarity is configured by REG_Ah(pwrctlPol). The power control polarity can also be selected by the PWRCTL_POL pin.

8.3.3 I²C Programming Support Using Internal HID to I²C Interface

The TUSB8043A I²C programming mode is supported using class-specific requests through the HID interface. The HID embedded port is numbered 1 greater than the highest numbered exposed port. The internal HID to I²C function of the TUSB8043A does not have an interrupt OUT endpoint. The TUSB8043A supports *GET REPORT* (*Input*) through the HID interrupt and control endpoints. The *GET REPORT* (*Feature*) and *SET REPORT* (*Output*) occurs through the control endpoint.

| COMMAND | bmRequestType | bRequest | wValue | windex | wLength | DATA |
|--------------------|---------------|------------|----------------------------------|------------|---------------|--------|
| Setup field Offset | Offset = 0 | Offset = 1 | Offset = 2 | Offset = 4 | Offset = 6 | N/A |
| GET REPORT | A1H | 01H | 0100H – input 0300H - feature | 0000H | Report Length | Report |
| SET REPORT | 21H | 09H | 0200H – output | 0000H | Report Length | Report |

Table 3. HID Requests I²C Programming Support

Other HID class specific requests are optional and not supported (SET IDLE, SET PROTOCOL, GET IDLE, GET PROTOCOL) . Also report IDs are not required since all requests are not interleaved.

TUSB8043A SLLSF94 – JUNE 2019



8.3.3.1 SET REPORT (Output)

Report length includes overhead bytes (1 byte of opcode, 1 byte of device address and 2 bytes of data length) and must match the number of bytes sent in the data stage or the request is stalled.

- 1-byte opcode
 - 8'b0000xy01 read I2C
 - 8'b0000xy10 write I2C with stop
 - 8'b0000xy11 write I2C without stop (use to set sub-address prior to read)
 - Bit 2 (y) when set forces 100 kHz I^2C .
 - Bit 3 (x) when set disables EP1. When EP1 is disabled, EP1 will always NAK and EP0 should be used for Get Report.
- 1-byte I2C slave (7-bit) address
- 2-byte I2C transaction data length
- "length" bytes of Data for a write, but none for a read.

Set Report status stage reports only the status of the receipt and validity of the request, not the status of the I^2C transaction. As long as the fields construct a valid request, the status stage is Acked by a null packet. Otherwise, it is STALLed. For example, if the report_length does not match the amount of data sent before the status stage or the wLength does not match the number of bytes of data sent in the data stage, the status stage is STALLed.

Software shall ensure properly formatted commands and data responses. The sum of the start address and wLength shall be less than the total size of the address range of the target device in a properly formatted command. Hardware shall wrap any data addresses above FFFFh and shall discard any data transmitted greater than wLength and return STALL. A STALL is returned if opcode is 00h.

The I²C master that performs the I²C reads and writes initiated through USB HID interface supports clock stretching. It operates at 400 kHz by default, but can be configured for 100 kHz through eFuse or register or by opcode.

If the TUSB8043A is suspended (L2) by the USB host, the USB HID interface must enter suspend, but the I²C master shall remain active while attempting to complete an active I²C write request. An active I²C read request may be aborted if the TUSB8043A enters USB suspend state. Per the USB specification, the USB host should not suspend the HID interface while an I²C read or write is still in progress. The USB HID interface shall refuse requests to enter USB 2.0 sleep mode (L1) while an I²C read or write is in progress.

8.3.3.2 GET REPORT (Feature)

This HID Report is return a 2-byte constant (0x82FF) which can be used to identify compatible HID devices even if the customer changes the VID/PID.

8.3.3.3 GET REPORT (Input)

A report length of one reports the status byte only. To receive a report with data, the report length must be the length of the data, plus one byte for status and two bytes for the length field.

- 1-byte Status
 - 0 Success
 - 1 Fail timeout (35 ms)
 - 2 Fail Address nak
 - 3 Fail data nak
- 2-byte length
- "length" bytes of Data for a read, but not for a write.

A Get Report (input) request is required for both read and write. The interrupt and control endpoint will NAK until the I²C transaction is complete, so that it can report length, data for a read, and final status.



8.3.4 One Time Programmable (OTP) Configuration

The TUSB8043A allows device configuration through one time programmable non-volatile memory (OTP). The programming of the OTP is supported using vendor-defined USB device requests. For details using the OTP features please contact your TI representative.

Table 4 provides a list features which may be configured using the OTP.

Table 4. OTP Configurable Features

| CONFIGURATION REGISTER OFFSET | BIT FIELD | DESCRIPTION | |
|----------------------------------|-----------|--|--|
| REG_01h | [7:0] | Vendor ID LSB | |
| REG_02h | [7:0] | Vendor ID MSB | |
| REG_03h | [7:0] | Product ID LSB | |
| REG_04h | [7:0] | Product ID MSB | |
| REG_07h | [0] | Port removable configuration for downstream ports 1. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable. | |
| REG_07h | [1] | Port removable configuration for downstream ports 2. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable. | |
| REG_07h | [2] | Port removable configuration for downstream ports 3. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable. | |
| REG_07h | [3] | Port removable configuration for downstream ports 4. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable. | |
| REG_08h | [3:0] | Port used Configured register. | |
| REG_0Ah | [1] | Battery Charger Automatic Mode enable. | |
| REG_0Ah | [4] | High-current divider mode enable. | |
| REG_0Bh | [0] | USB 2.0 port polarity configuration for upstream port. | |
| REG_0Bh | [1] | USB 2.0 port polarity configuration for downstream ports 1. | |
| REG_0Bh | [2] | USB 2.0 port polarity configuration for downstream ports 2. | |
| REG_0Bh | [3] | USB 2.0 port polarity configuration for downstream ports 3. | |
| REG_0Bh | [4] | USB 2.0 port polarity configuration for downstream ports 4. | |
| REG_25h | [4:0] | Device Configuration Register 3 | |
| REG_26h | [3:0] | USB2.0 Only Port Register | |
| REG_F0h | [3:1] | USB BC power switch power off duration during automode. | |



8.3.5 Clock Generation

The TUSB8043A accepts a crystal input to drive an internal oscillator or an external clock source. If a clock is provided to XI instead of a crystal, XO is left open. Otherwise, if a crystal is used, the connection needs to follow the guidelines below. Since XI and XO are coupled to other leads and supplies on the PCB, it is important to keep them as short as possible and away from any switching leads. It is also recommended to minimize the capacitance between XI and XO. This can be accomplished by shielding C1 and C2 with the clean ground lines.




Figure 2. TUSB8043A Clock



8.3.6 Crystal Requirements

The crystal must be fundamental mode with load capacitance of 12 pF - 24 pF and frequency stability rating of ± 100 PPM or better. To ensure proper startup oscillation condition, a maximum crystal equivalent series resistance (ESR) of 50 Ω is recommended. A parallel load capacitor should be used if a crystal source is used. The exact load capacitance value used depends on the crystal vendor. Refer to application note *Selection and Specification for Crystals for Texas Instruments USB2.0 devices* (SLLA122) for details on how to determine the load capacitance value.

8.3.7 Input Clock Requirements

When using an external clock source such as an oscillator, the reference clock should have a ±100 PPM or better frequency stability and have less than 50-ps absolute peak to peak jitter or less than 25-ps peak to peak jitter after applying the USB 3.2 Gen1 jitter transfer function. XI should be tied to the 1.8-V clock source and XO should be left floating.

8.3.8 Power-Up and Reset

The TUSB8043A does not have specific power sequencing requirements with respect to the core power (VDD) or I/O and analog power (VDD33) as long as GRSTz is held in an asserted state while supplies ramp. The core power (VDD) or I/O power (VDD33) may be powered up for an indefinite period of time while the other is not powered up if all of these constraints are met:

- All maximum ratings and recommended operating conditions are observed.
- All warnings about exposure to maximum rated and recommended conditions are observed, particularly junction temperature. These apply to power transitions as well as normal operation.
- Bus contention while VDD33 is powered up must be limited to 100 hours over the projected life-time of the device.
- Bus contention while VDD33 is powered down may violate the absolute maximum ratings.

A supply bus is powered up when the voltage is within the recommended operating range. It is powered down when it is below that range, either stable or in transition.

A minimum reset duration of 3 ms is required. This is defined as the time when the power supplies are in the recommended operating range to the de-assertion of GRSTz. This can be generated using programmable-delay supervisory device or using an RC circuit. When a RC circuit is used, the external capacitor size chosen must be large enough to meet the 3ms minimum duration requirement. The R of the RC circuit is the internal R_{PU}.



8.4 Device Functional Modes

8.4.1 External Configuration Interface

The TUSB8043A supports a serial interface for configuration register access. The device may be configured by an attached I²C EEPROM or accessed as a slave by an external SMBus master. The external interface is enabled when both the SCL/SMBCLK and SDA/SMBDAT pins are pulled up to 3.3 V at the de-assertion of reset. The mode, I²C master or SMBus slave, is determined by the state of SMBUSz/SS_SUSPEND pin at reset. With the integrated USB HID to I²C master, the I²C interface can also be used to program an external EEPROM or perform updates of an external MCU's firmware.

8.4.2 I²C EEPROM Operation

The TUSB8043A supports a single-master, standard mode (100 KHz) or fast mode (400KHz) connection to a dedicated I²C EEPROM when the I²C interface mode is enabled. In I²C mode, the TUSB8043A reads the contents of the EEPROM at bus address 1010000b using 7-bit addressing starting at address 0. The TUSB8043A reads the entire EEPROM contents using a single burst read transaction. The burst read transaction ends when the address reaches FFh.

If the value of the EEPROM contents at address byte 00h equals 55h, the TUSB8043A loads the configuration registers according to the EEPROM map. If the first byte is not 55h, the TUSB8043A exits the I²C mode and continues execution with the default values in the configuration registers. The hub is not connect on the upstream port until the configuration is completed.

NOTE

The bytes located above offset Ah are optional. The requirement for data in those addresses is dependent on the options configured in the Device Configuration, and Device Configuration 2 registers.

The minimum size I²C EEPROM required is 2Kbit.

For details on I²C operation refer to the UM10204 I²C-bus Specification and User Manual.

8.4.3 Port Configuration

The TUSB8043A port configurations can be selected by registers or efuse. The Port Used Configuration register (USED[3:0]) define how many ports can possibly be reported by the hub. The device removable configuration register (RMBL[3:0]) define if the ports that USB 3.2 are reported as used have permanently connected devices or not. The USB 2.0 Only Port register (USB2_ONLY[3:0]) define whether or not a used port is reported as part of the USB 2.0 hub or both the USB2.0 and SS hubs. The USB2_ONLY field enables the USB2.0 port even if the corresponding USED bit is low. The internal HID port will always be the highest number USB2.0 port. Table 5 shows examples of the possible combinations.



Device Functional Modes (continued)

| Table 5. TUSB8043A Downstream P | Port Configuration Examples |
|---------------------------------|-----------------------------|
|---------------------------------|-----------------------------|

| USED[3:0] | RMBL[3:0] | USB2_ONLY [3:0] | Reported Port Configuration | Physical to Logical Port mapping |
|-----------|-----------|--------------------|---|--|
| 1111 | 1111 | 0000 | 4 Port USB 3.2 Hub 5 Port USB2.0 Hub Port 5 is permanently attached HID | Physical1 => Logical Port1 for USB 3.2 and USB2.0. Physical2 => Logical Port2 for USB 3.2 and USB2.0. Physical3 => Logical Port3 for USB 3.2 and USB2.0. Physical4 => Logical Port4 for USB 3.2 and USB2.0. Physical5 => Logical Port5 for USB2.0. |
| 1110 | 1111 | 0000 | 3 Port USB 3.2 Hub 4 Port USB2.0 Hub Port 4 is permanently attached HID | Physical1 Not used. Physical2 => Logical Port1 for USB 3.2 and USB2.0. Physical3 => Logical Port2 for USB 3.2 and USB2.0. Physical4 => Logical Port3 for USB 3.2 and USB2.0. Physical5 => Logical Port4 for USB 2.0. |
| 1100 | 0111 | 0000 | 2 Port USB 3.2 Hub 3 Port USB2.0 hub with permanently attached device on Port 2 Port 3 is a permanently attached HID | Physical1 Not used. Physical2 Not used. Physical3 => Logical Port1 for USB 3.2 and USB2.0. Physical4 => Logical Port2 for USB 3.2 and USB2.0. Physical5 => Logical Port3 for USB2.0. |
| 0011 | 1111 | 0010 | 1 Port USB 3.2 Hub 3 Port USB 2.0 Hub Port 3 is a permanently attached HID | Physical1 => Logical Port1 for USB 3.2 and USB2.0. Physical2 => Logical Port2 for USB2.0. Physical3 Not Used. Physical4 Not used. Physical5 => Logical Port3 for USB2.0. |
| 1000 | 1111 | 0010 | 1 Port USB 3.2 Hub 3 Port USB 2.0 Hub Port 3 is a permanently attached HID | Physical1 Not used. Physical2 => Logical Port2 for USB2.0. Physical3 Not used Physical4 => Logical Port1 for USB 3.2 and USB2.0. Physical5 => Logical Port3 for USB2.0. |
| 1111 | 1111 | 1110 | 1 Port USB 3.2 Hub 5 Port USB 2.0 Hub Port 5 is a permanently attached HID | Physical1 => Logical Port1 for USB 3.2 and USB2.0. Physical2 => Logical Port2 for USB2.0. Physical3 => Logical Port3 for USB2.0. Physical4 => Logical Port4 for USB2.0. Physical5 => Logical Port5 for USB2.0. |



8.4.4 SMBus Slave Operation

When the SMBus interface mode is enabled, the TUSB8043A supports read block and write block protocols as a slave-only SMBus device.

The TUSB8043A slave address is 1000 1xyz, where:

- x is the state of GANGED/SMBA2/HS_UP pin at reset,
- y is the state of FULLPWRMGMTz/SMBA1/SS_UP pin at reset, and
- z is the read/write bit; 1 = read access, 0 = write access.

For details on SMBus requirements, refer to the System Management Bus Specification.

NOTE

If the TUSB8043A is addressed by a host using an unsupported protocol it does not respond. The TUSB8043A waits indefinitely for configuration by the SMBus host and doesnot connect on the upstream port until the SMBus host indicates configuration is complete by clearing the CFG_ACTIVE bit.



8.5 Register Maps

8.5.1 Configuration Registers

The internal configuration registers are accessed on byte boundaries. The configuration register values are loaded with defaults but can be over-written when the TUSB8043A is in I^2C or SMBus mode. Refer to Table 4 for registers configurable from OTP.

| BYTE ADDRESS | CONTENTS | EEPROM CONFIGURABLE |
|-----------------|--|---------------------------------|
| 00h | ROM Signature Register | Yes |
| 01h | Vendor ID LSB | Yes |
| 02h | Vendor ID MSB | Yes |
| 03h | Product ID LSB | Yes |
| 04h | Product ID MSB | Yes |
| 05h | Device Configuration Register | Yes |
| 06h | Battery Charging Support Register | Yes |
| 07h | Device Removable Configuration Register | Yes |
| 08h | Port Used Configuration Register | Yes |
| 09h | Reserved. Must default to 00h. | Yes |
| 0Ah | Device Configuration Register 2 | Yes |
| 0Bh | USB 2.0 Port Polarity Control Register | Yes |
| 0Ch-0Fh | Reserved | No |
| 10h-1Fh | UUID Byte [15:0] | No |
| 20h-21h | LangID Byte [1:0] | Yes |
| 22h | Serial Number Length | Yes |
| 23h | Manufacturer String Length | Yes |
| 24h | Product String Length | Yes |
| 25h | Device Configuration Register 3 | Yes |
| 26h | USB 2.0 Only Port Register | Yes |
| 27h-2Eh | Reserved | Yes |
| 2Fh | Reserved | No |
| 30h-4Fh | Serial Number String Byte [31:0] | Yes |
| 50h-8Fh | Manufacturer String Byte [63:0] | Yes |
| 90h-CFh | Product String Byte [63:0] | Yes |
| D0h-D4h | Reserved | Yes, but do not change default. |
| D5h-D7h | Reserved | No |
| D8h-DCh | Reserved | Yes, but do not change default. |
| DDh-EFh | Reserved | No |
| F0h | Additional Features Configuration Register | Yes |
| F1h-F7h | Reserved | No |
| F8h | SMBus Device Status and Command Register | No |
| F9h - FFh | Reserved | No |

Table 6. TUSB8043A Register Map

STRUMENTS

EXAS

8.5.2 ROM Signature Register

Bit No. 7 5 3 2 0 6 4 1 Reset State 0 0 0 0 0 0 0 0 Table 7. Bit Descriptions – ROM Signature Register Field Туре Bit Description ROM Signature Register. This register is used by the TUSB8043A in I²C mode to validate the attached EEPROM has been programmed. romSignature RW The first byte of the EEPROM is compared to the mask 55h and if not 7:0 a match, the TUSB8043A aborts the EEPROM load and executes with the register defaults.

Figure 3. Register Offset 0h

8.5.3 Vendor ID LSB Register

Figure 4. Register Offset 1h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |

Table 8. Bit Descriptions – Vendor ID LSB Register

| Bit | Field | Туре | Description |
|-----|-------------|-------|---|
| 7:0 | vendorldLsb | RO/RW | Vendor ID LSB. Least significant byte of the unique vendor ID assigned by the USB-IF; the default value of this register is 51h representing the LSB of the TI Vendor ID 0451h. The value may be over-written to indicate a customer Vendor ID. Value used for this field is the non-zero value written by EEPROM/SMBus to both PID and VID. If a zero value is written by EEPROM/SMbus to both PID and VID, then value used for this field is the non-zero value from OTP. If a zero value is written by OTP, then value used for this field is 51h. |

8.5.4 Vendor ID MSB Register

Figure 5. Register Offset 2h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

Table 9. Bit Descriptions – Vendor ID MSB Register

| Bit | Field | Туре | Description |
|-----|-------------|-------|--|
| 7:0 | vendorldMsb | RO/RW | Vendor ID MSB. Most significant byte of the unique vendor ID assigned by the USB-IF; the default value of this register is 04h representing the MSB of the TI Vendor ID 0451h. The value may be over-written to indicate a customer Vendor ID. Value used for this field is the non-zero value written by EEPROM/SMBus to both PID and VID. If a zero value is written by EEPROM/SMbus to both PID and VID, then value used for this field is the non-zero value from OTP. If a zero value is written by OTP, then value used for this field is 04h. |



8.5.5 Product ID LSB Register

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------------|--|---|-------------------|---|--|--|---|--|--|--|--|
| Reset State | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | Table 10. Bit Descriptions – Product ID LSB Register | | | | | | | | | | |
| Bit | Field | | Туре | Descript | ion | | | | | | |
| 7:0 | productIdLsb | | RO/R [\] | W Texas In the defau SuperSp reported bit wise 2 indicate Value us EEPROM EEPROM the non-2 | ID LSB. Least sig struments and re ult value of this re eed product ID a in the USB 2.0 E KORed with 0000 a customer produ ed for this field is <i>A</i> /SMBus to both <i>A</i> /SMBus to both | ported in the Su egister is 40h re issigned by Tex Device descripto 00010b. The val uct ID. is the non-zero v PID and VID. If PID and VID, th DTP. If a zero va | uperSpeed Dev presenting the as Instruments in is the value of ue may be over alue written by a zero value is nen value used | ice descriptor. LSB of the The value this register r-written to written by for this field is | | | |

Figure 6. Register Offset 3h

8.5.6 Product ID MSB Register

| Figure | 7. | Register | Offset | 4h |
|--------|----|----------|--------|----|
| | | | | |

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

Table 11. Bit Descriptions – Product ID MSB Register

| Bit | Field | Туре | Description |
|-----|--------------|-------|---|
| 7:0 | productIdMsb | RO/RW | Product ID MSB. Most significant byte of the product ID assigned by Texas Instruments; the default value of this register is 83h representing the MSB of the product ID assigned by Texas Instruments. The value may be over-written to indicate a customer product ID. Value used for this field is the non-zero value written by EEPROM/SMBus to both PID and VID. If a zero value is written by EEPROM/SMbus to both PID and VID, then value used for this field is the non-zero value from OTP. If a zero value is written by OTP, then value used for this field is 83h. |

8.5.7 Device Configuration Register

| Bit No. | 7 | 6 | 5 | | 4 | 3 | 2 | 1 | 0 |
|-------------|---------------|--------------|----------------|----------|--|---|---|---|---|
| Reset State | 0 | 0 | 0 | | 1 | Х | Х | 0 | 0 |
| | | Table 12. Bi | it Descrip | otions – | Devid | ce Configurat | ion Register | , | |
| Bit | Field | | τ _ι | уре | Descri | ption | | | |
| 7 | customStrings | | R | W | Manufa Length 0 = Th String 1 = Th String loaded | n strings enable. acturer String Len , Product String, e Manufacturer S Length, Product S e Manufacturer S Length, Product S by EEPROM or fault value of this | gth, Manufacture and Language II tring Length, Ma String, and Langu tring Length, Ma String, and Langu written by SMBu | er String, Produ D registers nufacturer Strin Jage ID register nufacturer Strin Jage ID register | ct String g, Product s are read only g, Product |
| 6 | customSernum | | R | W | serial r 0 = Th registe 1 = Se may be | n serial number e number registers. e Serial Number s rs are read only rial Number String e loaded by EEPF fault value of this | String Length an g Length and Se ROM or written b | d Serial Numbe rial Number Stri | r String |
| 5 | u1u2Disable | | R | W | 0 = U1 1 = U1 accept unless receivi accord discon When from th When | Disable. This bit /U2 support is en /U2 support is dis any U1 or U2 rec it receives or ser ng or sending an ing to USB 3.2 pr nected on its upsi the TUSB8043A i the TUSB8043A i by an SMBus ho | abled sabled, the TUSE quests on any po ds a Force_Link FLPMA LMP, it otocol until it get tream port. s in I ² C mode, th EEPROM. s in SMBUS mo | 38043A will not ort, upstream or IPM_Accept LM continues to ena is a power-on re ne TUSB8043A | downstream, P. After able U1 and U2 eset or is loads this bit |
| 4 | RSVD | | R | 0 | Reserv | ed. This bit is res | erved and return | ns 1 when read. | |
| 3 | ganged | | R | W | the GA 0 = Wh and en 1 = Wh ganged When from th When | d. This bit is load NGED/SMBA2/H aen fullPwrMgmtz abled by the PWI and enabled by the TUSB8043A i the contents of the the TUSB8043A i by an SMBus ho | S_UP pin. = 0, each port is RCTL[4:1]/BATE = 0, the power s the PWRCTL[4: s in I ² C mode, th EEPROM. s in SMBUS mode | s individually po N[4:1] pins switch control fo 1]/BATEN1 pin ne TUSB8043A | wer switched r all ports is loads this bit |
| 2 | fullPwrMgmtz | | R | W | with th 0 = Po 1 = Po When from th When | wer Managemen e value of the FU rt power switching rt power switching the TUSB8043A i le contents of the the TUSB8043A i by an SMBus ho | LLPWRMGMTz/ g status reporting g status reporting s in I ² C mode, th EEPROM. s in SMBUS mo | SMBA1/SS_UP g is enabled g is disabled ne TUSB8043A | pin. Ioads this bit |
| 1 | u1u2TimerOvr | | R | w . | overrid Host se TUSB8 | Timer Override. N les the downstrea oftware. If softwar 3043A uses the va 3043A uses value 3. | m ports U1/U2 to e sets value in t alue of FFh. If sc | imeout values s he range of 1h oftware sets valu | et by USB 3.2 FFh, the ue to 0, then |
| 0 | RSVD | | R | 0 | Reserv | ved. This field is re | eserved and retu | Irns 0 when rea | d. |

Figure 8. Register Offset 5h



8.5.8 Battery Charging Support Register

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------|--|---|------|--|---|---|---|--|--|--|
| Reset State | 0 | 0 | 0 | 0 | Х | Х | Х | Х | | |
| | Table 13. Bit Descriptions – Battery Charging Support Register | | | | | | | | | |
| Bit | Field | | Туре | Descrip | tion | | | | | |
| 7:4 | RSVD | | RO | Reserve | d. Read only, ret | urns 0 when rea | ad. | | | |
| 3:0 | batEn[3:0] | | RW | downstre 0 = The 1 = The Each bit correspondownstre The defa with the When in | Charger Support. eam port impleme port is not enable port is enabled for corresponds dire onds to downstrea eam port 2. ault value for thes value of PWRCT I2C/SMBus mod M contents or by | ents the chargin ed for battery ch or battery charg cetly to a downs am port 1, and t be bits are loade L/BATEN[3:0]. the bits in this | ing port features. harging support ing support feat tream port, i.e. batEN1 corresponded at the de-ass is field may be o | features ures batEn0 onds to ertion of reset | | |

Figure 9. Register Offset 6h

8.5.9 Device Removable Configuration Register

Figure 10. Register Offset 7h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | Х | Х | Х | Х |

Table 14. Bit Descriptions – Device Removable Configuration Register

| Bit | Field | Туре | Description |
|-----|------------|-------|--|
| 7 | customRmbl | RW | Custom Removable. This bit controls selection of port removable bits, port used bits, and USB2_ONLY bits. 0 = rmbl[3:0], used[3:0], and USB2_ONLY[3:0] are read only and the values are loaded from the OTP ROM 1 = rmbl[3:0], used[3:0], and USB2_ONLY[3:0] are read/write and can be loaded by EEPROM or written by SMBus This bit may be written simultaneously with rmbl[3:0]. |
| 6:4 | RSVD | RO | Reserved. Read only, returns 0 when read. |
| 3:0 | rmbl[3:0] | RO/RW | Removable. The bits in this field indicate whether a device attached to downstream ports 4 through 1 are removable or permanently attached. 0 = The device attached to the port is not removable 1 = The device attached to the port is removable Each bit corresponds directly to a downstream port n + 1, i.e. rmbl0 corresponds to downstream port 1, rmbl1 corresponds to downstream port 2, etc. This field is read only unless the customRmbl bit is set to 1. Otherwise the value of this filed reflects the inverted values of the OTP ROM non_rmb[3:0] field. |

8.5.10 Port Used Configuration Register

Figure 11. Register Offset 8h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

TEXAS INSTRUMENTS

www.ti.com

| Bit | Field | Туре | Description |
|-----|-----------|-------|--|
| 7:4 | RSVD | RO | Reserved. Read only. |
| 3:0 | used[3:0] | RO/RW | Used. The bits in this field indicate whether a port is enabled. 0 = The port is not used or disabled 1 = The port is used or enabled Each bit corresponds directly to a downstream port, i.e. used0 corresponds to downstream port 1, used1 corresponds to downstream port 2, etc. This field is read only unless the customRmbl bit is set to 1. When the corresponding USB2_ONLY bit is set, the USB2 port is used and enabled regardless of the bit programmed into this field. |



8.5.11 Device Configuration Register 2

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------------|---------------|---------------|-------------|---|---|-----------------|-----------------|----------------|--|--|--|
| Reset State | 0 | 0 | Х | 0 | 0 | 0 | 0 | 0 | | | |
| | | Table 16. Bit | Description | s – Device | Configuratio | n Register 2 | 2 | | | | |
| Bit | Field | | Туре | Descrip | Description | | | | | | |
| 7 | Reserved | | RO | Reserve | Reserved. Read-only, returns 0 when read. | | | | | | |
| 6 | customBCfeatu | ıres | RW | to write t 0 = The the OTP 1 = The EEPRON | Custom Battery Charging Feature Enable. This bit controls the ability to write to the battery charging feature configuration controls. 0 = The HiCurAcpModeEn is read only and the values are loaded from the OTP ROM. 1 = The HiCurAcpModeEn bit is read/write and can be loaded by EEPROM or written by SMBus. This bit may be written simultaneously with HiCurAcpModeEn. | | | | | | |
| 5 | pwrctlPol | | RW | with the 0 = PWF 1 = PWF When th from the When th | Power enable polarity. This bit is loaded at the de-assertion of reset with the value of the PWRCTL_POL pin. 0 = PWRCTL polarity is active low 1 = PWRCTL polarity is active high When the TUSB8043A is in I ² C mode, the TUSB8043A loads this bit from the contents of the EEPROM. When the TUSB8043A is in SMBUS mode, the value may be over- written by an SMBus host. | | | | | | |
| 4 | HiCurAcpMode | ÐEn | RO/RV | N N N Charging for down 0 = High 1 = High This bit i customB | High-current ACP mode enable. This bit enables the high-current tab charging mode when the automatic battery charging mode is enabled for downstream ports. 0 = High current divider mode disabled . High current is ACP2(defau 1 = High current divider mode enabled. High current mode is ACP3 This bit is read only unless the customBCfeatures bit is set to 1. If customBCfeatures is 0, the value of this bit reflects the value of the OTP ROM HiCurAcpModeEn bit. | | | | | | |
| 3:2 | Reserved | | RW | Reserve written. | d. These register | rs are unused a | nd returns what | ever value was | | | |
| 1 | autoModeEnz | | RW | with the The auto charging these co 0 = Auto 1 = Auto mode is NOTE: V mode is | Automatic Mode Enable. This bit is loaded at the de-assertion of n with the value of the AUTOENz/HS_SUSPEND pin. The automatic mode only applies to downstream ports with batter charging enabled when the upstream port is not connected. Under these conditions: 0 = Automatic mode battery charging features are enabled. 1 = Automatic mode is disabled; only Battery Charging DCP and the mode is supported. NOTE: When the upstream port is connected, Battery Charging C mode is supported on all ports that are enabled for battery charging support regardless of the value of this bit. | | | | | | |
| 0 | RSVD | | RO | Reserve | d. Read only, ret | urns 0 when rea | ad. | | | | |

Figure 12. Register Offset Ah

8.5.12 USB 2.0 Port Polarity Control Register

Figure 13. Register Offset Bh

| Bit No. | 7 | 6 | 5 | | 4 | 3 | 2 | 1 | 0 | |
|-------------|----------------|--------------|-----------|----------|--|---|--|--|-----------------------------------|--|
| Reset State | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | |
| | Table | e 17. Bit De | escriptio | ns – USI | B 2.0 F | Port Polarity | Control Regi | ster | | |
| Bit | Field | | ٦ | Гуре | Description | | | | | |
| 7 | customPolarity | | F | RW | Custom USB 2.0 Polarity. This bit controls the ability to write the p[4:0]_usb2pol bits. 0 = The p[4:0]_usb2pol bits are read only and the values are loaded from the OTP ROM. 1 = The p[4:0]_usb2pol bits are read/write and can be loaded by EEPROM or written by SMBus. This bit may be written simultaneously with the p[4:0]_usb2pol bits | | | | | |
| 6:5 | RSVD | | F | 20 | Reserv | ed. Read only, re | eturns 0 when rea | ad. | | |
| 4 | p4_usb2pol | | F | RO/RW | port. 0 = US 1 = US out, i.e. This bit custom | B 2.0 port polarit B 2.0 port polarit . DM becomes D t is read only unle | /DP Polarity. This y is as document y is swapped fror P, and DP becon ess the customPo value of this bit re | ed by the pin o n that documen nes DM. plarity bit is set | ut nted in the pin to 1. If | |
| 3 | p3_usb2pol | | F | RO/RW | Downstream Port 3 DM/DP Polarity. This controls the polarity of the port. 0 = USB 2.0 port polarity is as documented by the pin out 1 = USB 2.0 port polarity is swapped from that documented in the pin out, i.e. DM becomes DP, and DP becomes DM. This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the OTP ROM p3_usb2pol bit. | | | | | |
| 2 | p2_usb2pol | | F | RO/RW | Downstream Port 2 DM/DP Polarity. This controls the polarity of the port. 0 = USB 2.0 port polarity is as documented by the pin out 1 = USB 2.0 port polarity is swapped from that documented in the p out, i.e. DM becomes DP, and DP becomes DM. This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the OTI ROM p2_usb2pol bit. | | | | | |
| 1 | p1_usb2pol | | F | RORW | Downstream Port 1 DM/DP Polarity. This controls the polarity of port. 0 = USB 2.0 port polarity is as documented by the pin out 1 = USB 2.0 port polarity is swapped from that documented in th out, i.e. DM becomes DP, and DP becomes DM. This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the P ROM p1_usb2pol bit. | | | | | |
| 0 | p0_usb2pol | | F | RO/RW | 0 = US 1 = US out, i.e. This bit custom | B 2.0 port polarit B 2.0 port polarit . DM becomes D t is read only unle | Polarity. This con y is as document y is swapped fror P, and DP becon ess the customPo value of this bit re | ed by the pin o m that documen nes DM. blarity bit is set | ut nted in the pin to 1. If | |



8.5.13 UUID Registers

Figure 14. Register Offset 10h-1Fh

| Bit No. Reset State | 7 X | 6 X | 5 X | 4 X | 3 X | 2 X | 1 X | 0 X | | |
|------------------------|------------------------|----------|----------------|-------------------|---|----------|--------|--------|--|--|
| Reset Otale | X | Table 18 | 3. Bit Descrip | tions – U | UID Byte N R | Register | Λ | X | | |
| Bit | Field Type Description | | | | | | | | | |
| 7:0 | uuidByte[n] | | RO | value of requiren | UUID byte N. The UUID returned in the Container ID descriptor. The value of this register is provided by the device and is meets the UUID requirements of Internet Engineering Task Force (IETF) RFC 4122 A UUID URN Namespace. | | | | | |

8.5.14 Language ID LSB Register

Figure 15. Register Offset 20h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |

Table 19. Bit Descriptions – Language ID LSB Register

| Bit | Field | Туре | Description |
|-----|-----------|-------|---|
| 7:0 | langldLsb | RO/RW | Language ID least significant byte. This register contains the value returned in the LSB of the LANGID code in string index 0. The TUSB8043A only supports one language ID. The default value of this register is 09h representing the LSB of the LangID 0409h indicating English United States. When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host. |

8.5.15 Language ID MSB Register

Figure 16. Register Offset 21h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 20. Bit Descriptions – Language ID MSB Register

| Bit | Field | Туре | Description |
|-----|-----------|-------|--|
| 7:0 | langldMsb | RO/RW | Language ID most significant byte. This register contains the value returned in the MSB of the LANGID code in string index 0. The TUSB8043A only supports one language ID. The default value of this register is 04h representing the MSB of the LangID 0409h indicating English United States. When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host. |

STRUMENTS

EXAS

8.5.16 Serial Number String Length Register

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------|----------------|---------------|-----------------|--|---|------------|------|---|--|--|
| Reset State | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | | |
| | Tab | le 21. Bit De | scriptions – Se | erial Nu | mber String L | ength Regi | ster | | | |
| Bit | Field | | Туре | Descrip | Description | | | | | |
| 7:6 | RSVD | | RO | Reserve | Reserved. Read only, returns 0 when read. | | | | | |
| 5:0 | serNumStringLe | n | RO/RW | Serial number string length. The string length in bytes for the ser number string. The default value is 18h indicating that a 24 byte number string is supported. The maximum string length is 32 byt When customSernum is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host. When the field is non-zero, a serial number string of serNumbStringLen bytes is returned at string index 1 from the da contained in the Serial Number String registers. | | | | | | |

Figure 17. Register Offset 22h

8.5.17 Manufacturer String Length Register

Figure 18. Register Offset 23h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 22. Bit Descriptions – Manufacturer String Length Register

| Bit | Field | Туре | Description |
|-----|--------------|--|--|
| 7 | RSVD | D RO Reserved. Read only, returns 0 when read. | |
| 6:0 | mfgStringLen | RO/RW | Manufacturer string length. The string length in bytes for the manufacturer string. The default value is 0, indicating that a manufacturer string is not provided. The maximum string length is 64 bytes. When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host. When the field is non-zero, a manufacturer string of mfgStringLen bytes is returned at string index 3 from the data contained in the Manufacturer String registers. |

8.5.18 Product String Length Register

Figure 19. Register Offset 24h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 23. Bit Descriptions – Product String Length Register

| Bit | Field | Туре | Description |
|-----|---------------|-------|---|
| 7 | RSVD | RO | Reserved. Read only, returns 0 when read. |
| 6:0 | prodStringLen | RO/RW | Product string length. The string length in bytes for the product string. The default value is 0, indicating that a product string is not provided. The maximum string length is 64 bytes. When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host. When the field is non-zero, a product string of prodStringLen bytes is returned at string index 3 from the data contained in the Product String registers. |



8.5.19 Device Configuration Register 3

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----------------------------|-------------|---------------|--------------|--|---|-----------------|-----------------|--------------|--|--|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | - | Table 24. Bit | Descriptions | – Device | Configuratio | n Register : | 3 | | | |
| Bit Field Type Description | | | | | | | | | | |
| 7:6 | RSVD | | RO | Reserve | ed. Read only, ret | urns 0 when rea | ad. | | | |
| 5 | bcdUSB30 | | RW | This fiel 3.2. | d when set forces | SS hub to rep | ort bcdUSB = 3. | 0 instead of | | |
| 4 | USB2.0_only | | RW | from rep USB SS the USE This bit this bit a | USB 2.0 hub reports as 2.0 only. This bit disables the USB 2.0 hub from reporting 5Gbps support in the wSpeedsSupported field of the USB SS BOS SS device capability descriptor. This bit also disables the USB3.0 hub. This bit is read/write but the read value returned is the Boolean OR of this bit and the corresponding eFuse bit. If either bit is set, this feature is enabled. | | | | | |
| 3 | USB2_DFP_UN | CONF | RW | This fiel DFPs. | This field when set enables USB 2.0-defined Unconfigured state on DFPs. | | | | | |
| 2 | I2C_100k | | R/W | USB to eFuse is This bit this bit a | I2C 100kHz. This bit controls the clock rate of the I2C master for bot USB to I2C requests . The EEPROM reads occurs at 400K unless eFuse is used to set the rate to 100k. This bit is read/write but the read value returned is the Boolean OR of this bit and the corresponding eFuse bit. If either bit is set, this feature is enabled. | | | | | |
| 1 | Galaxy_Enz | | R/W | Disable Galaxy compatible modes. When this field is high, Galax charging compatible mode does not included in AUTOMODE cha sequence. This bit is read/write but the read value returned is the Boolean (this bit and the corresponding eFuse bit. If either bit is set, this fe is disabled. | | | | | | |
| 0 | FullAutoEn | | R/W | and this all divide highest The bit i bit and t | Enable all divider battery charging modes. When automode is enable and this bit is set, any DS port enabled for battery charging attempts all divider battery charging modes before DCP, starting with the highest current option. The bit is writable, but the value read back is the Boolean OR of this bit and the corresponding eFuse control. If either bit is set, eFuse or this register, this feature is enabled. | | | | | |

Figure 20. Register Offset 25h

8.5.20 USB 2.0 Only Port Register

Figure 21. Register Offset 26h

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Table 25. Bit Descriptions – USB 2.0 Only Port Register

| Bit | Field | Туре | Description |
|-----|----------------|-------|---|
| 7:4 | RSVD | RO | Reserved. Read only. |
| 3:0 | USB2_ONLY[3:0] | RO/RW | USB 2.0 Only Ports. The bits in this field primarily indicate whether a port is enabled only for USB 2.0 operation. This field is read-only unless customRmbl bit is set. Also, these bits overrides the corresponding USED bit. A value of 0 indicates the hub port is enabled for both USB 3.2 and USB 2.0. A value of 1 indicates the hub port is enabled only for USB 2.0 operation. |

STRUMENTS

EXAS

8.5.21 Serial Number String Registers

| | | | J | 5 | | | | | | |
|--|-----------------|---|----------|---|-----|---|---|---|--|--|
| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Reset State | X | Х | x | х | x | х | х | х | | |
| Table 26. Bit Descriptions – Serial Number Registers | | | | | | | | | | |
| Bit | Field | | Туре | Descrip | ion | | | | | |
| 7:0 | serialNumber[n] | | RO/RW | Serial Number byte N. The serial number returned in the Serial Number string descriptor at string index 1. The default value of these registers is assigned by TI. When customSernum is 1, these registers may be over-written by EEPROM contents or by an SMBus host. | | | | | | |

Figure 22. Register Offset 30h-4Fh



8.5.22 Manufacturer String Registers

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--|------------------|---|------|--------------------------------|--|--|---|---------------------------------------|--|--|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Table 27. Bit Descriptions – Manufacturer String Registers | | | | | | | | | | |
| Bit | Field | | Туре | Description | | | | | | |
| 7:0 | mfgStringByte[n] | | RW | returned number The prog | turer string byte for string index of bytes returned grammed data sl ed by The Unico 5.0. | 3 when mfgStrir d in the string is hould be in UNI | ngLen is greater equal to mfgStr CODE UTF-16L | than 0. The ingLen. E encodings | | |

Figure 23. Register Offset 50h-8Fh

8.5.23 Product String Registers

Figure 24. Register Offset 90h-CFh

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 28. Bit Descriptions – Product String Byte N Register

| Bit | Field | Туре | Description |
|-----|-------------------|-------|--|
| 7:0 | prodStringByte[n] | RO/RW | Product string byte N. These registers provide the string values returned for string index 2 when prodStringLen is greater than 0. The number of bytes returned in the string is equal to prodStringLen. The programmed data should be in UNICODE UTF-16LE encodings as defined by The Unicode Standard, Worldwide Character Encoding, Version 5.0. |

8.5.24 Additional Feature Configuration Register

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------|---------------|---------------|---------------|---|---|---|---|---------------------------|--|--|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Table | 29. Bit Descr | riptions – Ad | ditional F | eature Confi | guration Re | gister | | | |
| Bit | Field | | Туре | Descrip | otion | | | | | |
| 7:5 | Reserved | | RW | Reserve | ed. This field defa | ults to 3'b000 a | nd must not be a | changed. | | |
| 4 | stsOutputEn | | RW | signals, 0 = STS 1 = STS | butput enable. Th HS_UP, HS_SU S outputs are disa S outputs are ena may be loaded b | SPEND, SS_UF bled. bled. | P, SS_SUSPENI | D | | |
| 3:1 | pwronTime | | RW | field set enable example | On Delay Time. W ts the delay time f of PWRCTL wher e, when disabling The nominal timin | from the removant transitioning back the power on a | I disable of PWI attery charging r transition from <i>i</i> | RCTL to the modes. For | | |
| | | | TPWR | ON_EN = (pwro | onTime x 1) x : | 200 ms | (1) | | | |
| | | | | This fiel host. | This field may be over-written by EEPROM contents or by an SMBus host. | | | | | |
| 0 | usb3spreadDis | | RW | USB3 Spread Spectrum Disable. This bit allows firmware to disable spread spectrum function of the USB3 phy PLL. 0 = Spread spectrum function is enabled 1= Spread spectrum function is disabled This bit may be loaded by EEPROM or over-written by a SMBUS I | | | | | | |

Figure 25. Register Offset F0h

www.ti.com

Copyright © 2019, Texas Instruments Incorporated



8.5.25 SMBus Device Status and Command Register

| Figure 26. | Register | Offset F8h |
|------------|----------|------------|
|------------|----------|------------|

| Bit No. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset State | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 30. Bit Descriptions – SMBus Device Status and Command Register

| Bit | Field | Туре | Description |
|-----|-----------|------|---|
| 7:2 | RSVD | RO | Reserved. Read only, returns 0 when read. |
| 1 | smbusRst | RSU | SMBus interface reset. This bit loads the registers back to their GRSTz values. Note, that since this bit can only be set when in SMBus mode the cfgActive bit is also reset to 1. When software sets this bit it must reconfigure the registers as necessary. This bit is set by writing a 1 and is cleared by hardware on completion of the reset. A write of 0 has no effect. |
| 0 | cfgActive | RCU | Configuration active. This bit indicates that configuration of the TUSB8043A is currently active. The bit is set by hardware when the device enters the I2C or SMBus mode. The TUSB8043A shall not connect on the upstream port while this bit is 1. When in I2C mode, the bit is cleared by hardware when the TUSB8043A exits the I2C mode. When in the SMBus mode, this bit must be cleared by the SMBus host in order to exit the configuration mode and allow the upstream port to connect. The bit is cleared by a writing 1. A write of 0 has no effect. |



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TUSB8043A is a four-port USB 3.2 x1 Gen1 compliant hub. It provides simultaneous SuperSpeed USB and high-speed/full-speed connections on the upstream port and provides SuperSpeed USB, high-speed, full-speed, or low speed connections on the downstream port. The TUSB8043A can be used in any application that needs additional USB compliant ports. For example, a specific notebook may only have two downstream USB ports. By using the TUSB8043A, the notebook can increase the downstream port count to five.

9.2 Typical Application

9.2.1 Discrete USB Hub Product

A common application for the TUSB8043A is as a self powered standalone USB hub product. The product is powered by an external 5V DC Power adapter. In this application, using a USB cable TUSB8043A upstream port is plugged into a USB Host controller. The downstream ports of the TUSB8043A are exposed to users for connecting USB hard drives, cameras, flash drives, and so forth.




Figure 27. Discrete USB Hub Product



Typical Application (continued)

9.2.1.1 Design Requirements


| DESIGN PARAMETER | EXAMPLE VALUE |
|---|-------------------------------|
| VDD Supply | 1.1 V |
| VDD33 Supply | 3.3 V |
| Upstream Port USB Support (SS, HS, FS) | SS, HS, FS |
| Downstream Port 1 USB Support (SS, HS, FS, LS) | SS, HS, FS, LS |
| Downstream Port 2 USB Support (SS, HS, FS, LS) | SS, HS, FS, LS |
| Downstream Port 3 USB Support (SS, HS, FS, LS) | SS, HS, FS, LS |
| Downstream Port 4 USB Support (SS, HS, FS, LS) | SS, HS, FS, LS |
| Number of Removable external exposed Downstream Ports | 4 |
| Number of Non-Removable external exposed Downstream Ports | 0 |
| Full Power Management of Downstream Ports | Yes. (FULLPWRMGMTZ = 0) |
| Individual Control of Downstream Port Power Switch | Yes. (GANGED = 0) |
| Power Switch Enable Polarity | Active High. (PWRCTL_POL = 1) |
| Battery Charge Support for Downstream Port 1 | Yes |
| Battery Charge Support for Downstream Port 2 | Yes |
| Battery Charge Support for Downstream Port 3 | Yes |
| Battery Charge Support for Downstream Port 4 | Yes |
| I2C EEPROM Support | No |
| 24MHz Clock Source | Crystal |

Table 31. Design Parameters

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Upstream Port Implementation

The upstream of the TUSB8043A is connected to a USB3 Type B connector. This particular example has GANGED pin and FULLPWRMGMTZ pin pulled low which results in individual power support each downstream port. The VBUS signal from the USB3 Type B connector is feed through a voltage divider. The purpose of the voltage divider is to make sure the level meets USB_VBUS input requirements





9.2.1.2.2 Downstream Port 1 Implementation

The downstream port 1 of the TUSB8043A is connected to a USB3 Type A connector. With BATEN1 pin pulled up, Battery Charge support is enabled for Port 1. If Battery Charge support is not needed, then pull-up resistor on BATEN1 should be uninstalled.




Figure 29. Downstream Port 1 Implementation

9.2.1.2.3 Downstream Port 2 Implementation

The downstream port 2 of the TUSB8043A is connected to a USB3 Type A connector. With BATEN2 pin pulled up, Battery Charge support is enabled for Port 2. If Battery Charge support is not needed, then pull-up resistor on BATEN2 should be uninstalled. For ferrite bead used on the VBUS connection, a lower resistance is recommended due to noticeable IR drop during high current charging modes. The isolation between the Type-A connectors shield ground and signal ground pins is not required. Some applications may have better ESD/EMI performance when the grounds are shorted together.




Figure 30. Downstream Port 2 Implementation



9.2.1.2.4 Downstream Port 3 Implementation

The downstream port3 of the TUSB8043A is connected to a USB3 Type A connector. With BATEN3 pin pulled up, Battery Charge support is enabled for Port 3. If Battery Charge support is not needed, then pull-up resistor on BATEN3 should be uninstalled. For ferrite bead used on the VBUS connection, a lower resistance is recommended due to noticeable IR drop during high current charging modes. The isolation between the Type-A connectors shield ground and signal ground pins is not required. Some applications may have better ESD/EMI performance when the grounds are shorted together.




Figure 31. Downstream Port 3 Implementation

9.2.1.2.5 Downstream Port 4 Implementation

The downstream port 4 of the TUSB8043A is connected to a USB3 Type A connector. With BATEN4 pin pulled up, Battery Charge support is enabled for Port 4. If Battery Charge support is not needed, then pull-up resistor on BATEN4 should be uninstalled. For ferrite bead used on the VBUS connection, a lower resistance is recommended due to noticeable IR drop during high current charging modes. The isolation between the Type-A connectors shield ground and signal ground pins is not required. Some applications may have better ESD/EMI performance when the grounds are shorted together.




Figure 32. Downstream Port 4 Implementation

9.2.1.2.6 VBUS Power Switch Implementation

This particular example uses the Texas Instruments TPS2561 Dual Channel Precision Adjustable Current-Limited power switch. For details on this power switch or other power switches available from Texas Instruments, refer to the Texas Instruments website.




Figure 33. VBUS Power Switch Implementation

9.2.1.2.7 Clock, Reset, and Misc

The PWRCTL_POL is left unconnected which results in active high power enable (PWRCTL1, PWRCTL2, PWRCTL3, and PWRCTL4) for a USB VBUS power switch. SMBUSz pin is also left unconnected which selects I2C mode. Both PWRCTL_POL and SMBUSz pins have internal pull-ups. The 1 μ F capacitor on the GRSTN pin can only be used if the VDD11 supply is stable before the VDD33 supply. The depending on the supply ramp of the two supplies the capacitor size may have to be adjusted.






Figure 34. Clock, Reset, and Misc

NSTRUMENTS

Texas

9.2.1.2.8 TUSB8043A Power Implementation






Figure 35. TUSB8043A Power Implementation



9.2.1.3 Application Curves









10 Power Supply Recommendations

10.1 TUSB8043A Power Supply

 V_{DD} should be implemented as a single power plane, as should V_{DD33} .

- The V_{DD} pins of the TUSB8043A supply 1.1 V (nominal) power to the core of the TUSB8043A. This power rail
 can be isolated from all other power rails by a ferrite bead to reduce noise.
- The DC resistance of the ferrite bead on the core power rail can affect the voltage provided to the device due to the high current draw on the power rail. The output of the core voltage regulator may need to be adjusted to account for this or a ferrite bead with low DC resistance (less than 0.05Ω) can be selected.
- The V_{DD33} pins of the TUSB8043A supply 3.3 V power rail to the I/O of the TUSB8043A. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- All power rails require a 10 µF capacitor or 1 µF capacitors for stability and noise immunity. These bulk capacitors can be placed anywhere on the power rail. The smaller decoupling capacitors should be placed as close to the TUSB8043A power pins as possible with an optimal grouping of two of differing values per pin.

10.2 Downstream Port Power

- The downstream port power, VBUS, must be supplied by a source capable of supplying 5V and up to 900 mA
 per port. Downstream port power switches can be controlled by the TUSB8043A signals. It is also possible to
 leave the downstream port power always enabled.
- A large bulk low-ESR capacitor of 22 µF or larger is required on each downstream port's VBUS to limit in-rush current.
- The ferrite beads on the VBUS pins of the downstream USB port connections are recommended for both ESD and EMI reasons. A 0.1µF capacitor on the USB connector side of the ferrite provides a low impedance path to ground for fast rise time ESD current that might have coupled onto the VBUS trace from the cable.

10.3 Ground

It is recommended that only one board ground plane be used in the design. This provides the best image plane for signal traces running above the plane. The thermal pad of the TUSB8043A and any of the voltage regulators should be connected to this plane with vias. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.

11 Layout

11.1 Layout Guidelines

11.1.1 Placement

- 1. 9.53K +/-1% resistor connected to pin USB_R1 should be placed as close as possible to the TUSB8043A.
- 2. A 0.1 μ F should be placed as close as possible on each VDD and VDD33 power pin.
- 3. The 100 nF capacitors on the SSTXP and SSTXM nets should be placed close to the USB connector (Type A, Type B, and so forth).
- 4. The ESD and EMI protection devices (if used) should also be placed as close as possible to the USB connector.
- 5. If a crystal is used, it must be placed as close as possible to the TUSB8043A XI and XO pins.
- 6. Place voltage regulators as far away as possible from the TUSB8043A, the crystal, and the differential pairs.
- 7. In general, the large bulk capacitors associated with each power rail should be placed as close as possible to the voltage regulators.

11.1.2 Package Specific

- 1. The TUSB8043A package has a 0.5-mm pin pitch.
- 2. The TUSB8043A package has a 6.0-mm x 6.0-mm thermal pad. This thermal pad must be connected to ground through a system of vias.
- 3. All vias under device, except for those connected to thermal pad, should be solder masked to avoid any potential issues with thermal pad layouts.

11.1.3 Differential Pairs

This section describes the layout recommendations for all the TUSB8043A differential pairs: USB_DP_XX, USB_DM_XX, USB_SSTXP_XX, USB_SSTXM_XX, USB_SSRXP_XX, and USB_SSRXM_XX.

- 1. Must be designed with a differential impedance of 90 Ω ±10%.
- 2. In order to minimize cross talk, it is recommended to keep high speed signals away from each other. Each pair should be separated by at least 5 times the signal trace width. Separating with ground as depicted in the layout example also helps minimize cross talk.
- 3. Route all differential pairs on the same layer adjacent to a solid ground plane.
- 4. Do not route differential pairs over any plane split.
- 5. Adding test points causes impedance discontinuity; and therefore, negative impacts signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes stub on the differential pair.
- 6. Avoid 90 degree turns in trace. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This minimizes any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- 7. Minimize the trace lengths of the differential pair traces. The maximum recommended trace length for SS differential pair signals and USB 2.0 differential pair signals is eight inches. Longer trace lengths require very careful routing to assure proper signal integrity.
- 8. Match the etch lengths of the differential pair traces (i.e. DP and DM or SSRXP and SSRXM or SSTXP and SSTXM). There should be less than 5 mils difference between a SS differential pair signal and its complement. The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.
- 9. The etch lengths of the differential pair groups do not need to match (i.e. the length of the SSRX pair to that of the SSTX pair), but all trace lengths should be minimized.
- 10. Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure that the same via type and placement are used for both signals in a pair. Any vias used should be placed as close as possible to the TUSB8043A device.
- 11. To ease routing, the polarity of the SS differential pairs can be swapped. This means that SSTXP can be routed to SSTXM or SSRXM can be routed to SSRXP.

Texas



Layout Guidelines (continued)

- 12. To ease routing of the USB2 DP and DM pair, the polarity of these pins can be swapped. If this is done, the appropriate Px_usb2pol register, where x = 0, 1, 2, 3, or 4, must be set.
- 13. Do not place power fuses across the differential pair traces.

11.2 Layout Examples

11.2.1 Upstream Port




Figure 46. Example Routing of Upstream Port



Layout Examples (continued)

11.2.2 Downstream Port




Figure 47. Example Routing of Downstream Port

The remaining three downstream ports routing can be similar to the example provided.



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|-----------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| | (1) | | Draining | | u .y | (2) | (6) | (3) | | (4/3) | |
| TUSB8043AIRGCR | ACTIVE | VQFN | RGC | 64 | 2000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | TUSB8043A | Samples |
| TUSB8043AIRGCT | ACTIVE | VQFN | RGC | 64 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | TUSB8043A | Samples |
| TUSB8043ARGCR | ACTIVE | VQFN | RGC | 64 | 2000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | 0 to 70 | TUSB8043A | Samples |
| TUSB8043ARGCT | ACTIVE | VQFN | RGC | 64 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | 0 to 70 | TUSB8043A | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TUSB8043AIRGCR | VQFN | RGC | 64 | 2000 | 330.0 | 16.4 | 9.3 | 9.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TUSB8043AIRGCT | VQFN | RGC | 64 | 250 | 180.0 | 16.4 | 9.3 | 9.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TUSB8043ARGCR | VQFN | RGC | 64 | 2000 | 330.0 | 16.4 | 9.3 | 9.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TUSB8043ARGCT | VQFN | RGC | 64 | 250 | 180.0 | 16.4 | 9.3 | 9.3 | 1.1 | 12.0 | 16.0 | Q2 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Apr-2020



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TUSB8043AIRGCR | VQFN | RGC | 64 | 2000 | 367.0 | 367.0 | 38.0 |
| TUSB8043AIRGCT | VQFN | RGC | 64 | 250 | 210.0 | 185.0 | 35.0 |
| TUSB8043ARGCR | VQFN | RGC | 64 | 2000 | 367.0 | 367.0 | 38.0 |
| TUSB8043ARGCT | VQFN | RGC | 64 | 250 | 210.0 | 185.0 | 35.0 |

RGC 64

9 x 9, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGC0064G



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGC0064G

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RGC0064G

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated