







# TXB0101 1-Bit Bidirectional Level-Shifting and Voltage Translator With Auto Direction-Sensing and ±15-kV ESD Protection

## 1 Features

- Available in the Texas Instruments NanoFree<sup>™</sup> package
- 1.2 V to 3.6 V on A port and 1.65 V to 5.5 V on B port ( $V_{CCA} \leq V_{CCB}$ )
- $V_{CC}$  isolation feature if either  $V_{CC}$  input is at GND, all outputs are in the high-impedance state
- OE input circuit referenced to V<sub>CCA</sub>
- Low power consumption, 5  $\mu$ A maximum I<sub>CC</sub>
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 100 mA Per JESD 78, class II
- ESD protection Exceeds JESD 22
  - A port
    - 2000 V Human body model (A114-B)
    - 250 V Machine model (A115-A)
    - 1500 V Charged-device model (C101)
  - B port
    - 15 kV Human body model (A114-B)
    - 250 V Machine model (A115-A)
    - 1500 V Charged-device model (C101)

## 2 Applications

- Handsets
- Smartphones
- Tablets
- **Desktop PCs**

## **3 Description**

This 1-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V<sub>CCA</sub> should not exceed V<sub>CCB</sub>.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

F0	Fackage information							
PART NUMBER	PACKAGE <sup>(1)</sup> BODY SIZE (N							
	SOT-23 (DBV) (6)	2.90 mm × 1.60 mm						
TXB0101	SC70 (DCK) (6)	2.00 mm × 1.25 mm						
	SOT (DRL) (6)	1.60 mm × 1.20 mm						
	DSBGA (YZP) (6)	0.90 mm × 1.40 mm						

#### Package Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Operating Circuit





## **Table of Contents**

I Features1
2 Applications1
B Description1
Revision History
5 Pin Configuration and Functions
Specification4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings
6.3 Recommended Operating Conditions5
6.4 Thermal Information5
6.5 Electrical Characteristics6
6.6 Timing Requirements, V <sub>CCA</sub> = 1.2 V7
6.7 Timing Requirements, $V_{CCA} = 1.5 V \pm 0.1 V7$
6.8 Timing Requirements, $V_{CCA}$ = 1.8 V ± 0.15 V7
6.9 Timing Requirements, $V_{CCA} = 2.5 V \pm 0.2 V7$
6.10 Timing Requirements, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 7
6.11 Switching Characteristics, V <sub>CCA</sub> = 1.2 V8
6.12 Switching Characteristics, V <sub>CCA</sub> = 1.5 V ± 0.1 V8
6.13 Switching Characteristics, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}8$
6.14 Switching Characteristics, V <sub>CCA</sub> = 2.5 V ± 0.2 V9
6.15 Switching Characteristics, $V_{CCA} = 3.3 V \pm 0.3 V9$

6.16 Operating Characteristics	9
6.17 Typical Characteristics	. 10
7 Detailed Description	
7.1 Overview	. 12
7.2 Functional Block Diagram	. 12
7.3 Feature Description.	
7.4 Device Functional Modes	13
8 Application and Implementation	. 14
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	16
8.4 Layout	
9 Device and Documentation Support	18
9.1 Receiving Notification of Documentation Updates	
9.2 Support Resources	
9.3 Trademarks	
9.4 Electrostatic Discharge Caution	18
9.5 Glossary	
10 Mechanical, Packaging, and Orderable	
Information	. 18

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	hanges from Revision D (March 2017) to Revision E (March 2023)	Page
•	Changed the Body Size for YZP package from: 1.1 mm × 1.20 mm to: 0.9 mm × 1.40 mm in the Package	ging
	Information table	1
•	Changed Note 1 in the Absolute Maximum Ratings	4

С	hanges from Revision C (June 2015) to Revision D (March 2017)	Page
•	Added Absolute maximum junction temperature, T <sub>J</sub> in <i>Absolute Maximum Ratings</i>	4
•	Added TXB0101 Port A and Port B specifications in ESD Ratings table	4
•	Added Receiving Notification of Documentation Updates section	18


С	hanges from Revision B (May 2012) to Revision C (June 2015)	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, La section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	ation
•	Removed Ordering Information table	1
С	hanges from Revision A (November 2008) to Revision B (March 2012)	Page
•	Added notes to pin out graphics	3
_		




## **5** Pin Configuration and Functions













Figure 5-2. DCK Package, 6-Pin SC70 (Top View)



#### Figure 5-4. YZP Package, 6-Ball DSBGA (Bottom View)

- A. See mechanical drawings for dimensions.
- B. Pullup resistors are not required on both sides for Logic I/O.
- C. If pullup or pulldown resistors are needed, the resistor value must be over 50 k  $\!\Omega\!$  .
- D. 50 k $\Omega$  is a safe recommended value, if the customer can accept higher V<sub>OL</sub> or lower V<sub>OH</sub>, smaller pullup or pulldown resistor is allowed, the draft estimation is V<sub>OL</sub> = V<sub>CCOUT</sub> × 4.5 k / (4.5 k + R<sub>PU</sub>) and V<sub>OH</sub> = V<sub>CCOUT</sub> × R<sub>DW</sub> / (4.5 k + R<sub>DW</sub>).
- E. If pull up resistors are needed, please refer to the TXS0101 or contact TI.
- F. For detailed information, please refer to application note SCEA043.

#### **Pin Functions**

PIN		TYPE	DESCRIPTION				
NO.	NAME	1175	DESCRIPTION				
1	1 V <sub>CCA</sub> —		A-port supply voltage. 1.2 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub>				
2	GND	_	Ground				
3	А	I/O	Input/output A. Referenced to V <sub>CCA</sub> .				
4	В	I/O	out/output B. Referenced to V <sub>CCB</sub> .				
5	OE	I	3-state output enable. Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}.$				
6	V <sub>CCB</sub>	—	B-port supply voltage. 1.65 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5 V				



## 6 Specification

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage		-0.5	4.6	v
V <sub>CCB</sub>	Supply voltage		-0.5	6.5	
VI	Input voltage <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage applied to any output in the high-impedance or power-off state <sup>(2)</sup>			6.5	V
V	Voltage applied to any output in the high or law $atota(2)$ (3)	A port	-0.5	V <sub>CCA</sub> + 0.5	v
Vo	· · · · · · · · · · · · · · · · · · ·	B port	-0.5	V <sub>CCB</sub> + 0.5	v
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND			±100	mA
T <sub>JMAX</sub>	Absolute maximum junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

(2) The input and output negative Voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CCA}$  and  $V_{CCB}$  are provided in the recommended operating conditions table.

## 6.2 ESD Ratings

			VALUE	UNIT
TXB010	1 Port A			
V <sub>(ESD)</sub>		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1500	V
TXB010	1 Port B			
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±15	kV
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1500	V

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

See (1) (2).

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.2	3.6	V
V <sub>CCB</sub>	- Supply voltage				1.65	5.5	v
V <sub>IH</sub> High-level input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	V <sub>CCI</sub> × 0.65 <sup>(3)</sup>	V <sub>CCI</sub>	v	
VIH	High-level liput voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	V <sub>CCA</sub> × 0.65	5.5	v
	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	V <sub>CCI</sub> × 0.35 <sup>(3)</sup>	V	
VIL	Low-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	$V_{CCA} \times 0.35$	
		A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40	
Δt/Δv	Input transition rise or fall rate	B-port inputs	1.2 V to 3.6 V	1.65 V to 3.6 V		40	ns/V
		B-port inputs	1.2 V 10 3.6 V	4.5 V to 5.5 V		30	
T <sub>A</sub>	Operating free-air temperature				-40	85	°C

The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V<sub>CCI</sub> or both at GND. V<sub>CCA</sub> must be less than or equal to V<sub>CCB</sub> and must not exceed 3.6 V. V<sub>CCI</sub> is the supply voltage associated with the input port. (1)

(2) (3)

### **6.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	YZP (DSBGA)	UNIT
		6 PINS	6 PINS	6 PINS	6 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	192.3	266.9	204.2	105.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	164.8	80.4	76.4	1.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.6	99.1	38.7	10.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	43.7	1.5	3.4	3.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	38.1	98.3	38.5	10.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

	ARAMETER	TEST	V	V	Τ <sub>4</sub>	∖ = 25°C		–40°C	to 85°0	:	UNIT	
PARAMETER		CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	TYP	MAX		
		L = 20 uA	1.2 V			1.1					V	
V <sub>OHA</sub>		I <sub>OH</sub> = –20 μA	1.4 V to 3.6 V					V <sub>CCA</sub> – 0.4			v	
V <sub>OLA</sub>		L = 20 ··· A	1.2 V			0.9					V	
		I <sub>OL</sub> = 20 μA	1.4 V to 3.6 V							0.4	V	
V <sub>OHB</sub>		I <sub>OH</sub> = –20 μA		1.65 V to 5.5 V				V <sub>CCB</sub> – 0.4			V	
V <sub>OLB</sub>		I <sub>OL</sub> = 20 μA		1.65 V to 5.5 V						0.4	V	
l <sub>l</sub>	OE		1.2 V to 3.6 V	1.65 V to 5.5 V			±1			±2	μA	
	A port		0 V	0 V to 5.5 V			±1			±2		
l <sub>off</sub>	B port		0 V to 3.6 V	0 V			±1			±2	μA	
l <sub>oz</sub>	A or B port	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V			±1			±2	μA	
	-L		1.2 V	1.65 V to 5.5 V		0.06						
		$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V						3	μA	
I <sub>CCA</sub>			3.6 V	0 V						2		
		0	0 V	5.5 V						-2		
			1.2 V	1.65 V to 5.5 V		3.4						
		$V_1 = V_{CC1}$ or GND, $I_0 = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V						5		
I <sub>CCB</sub>			3.6 V	0 V						-2	μA	
		0	0 V	5.5 V						2		
		V <sub>I</sub> = V <sub>CCI</sub> or	1.2 V	1.65 V to 5.5 V		3.5					μA	
I <sub>CCA</sub> +	I <sub>CCB</sub>	GND, I <sub>O</sub> = 0	1.4 V to 3.6 V	1.65 V to 5.5 V						8		
		V <sub>I</sub> = V <sub>CCI</sub> or	1.2 V	1.65 V to 5.5 V		0.05						
I <sub>CCZA</sub>		GND, I <sub>O</sub> = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V						3	μA	
Іссав		$V_{I} = V_{CCI}$ or	1.2 V	1.65 V to 5.5 V		3.3						
		GND, I <sub>O</sub> = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V						5	μA	
Ci	OE		1.2 V to 3.6 V	1.65 V to 5.5 V		2.5				3	pF	
<u> </u>	A port		1.2 V to 3.6 V	1.65 V to 5.5 V		5				6	ъĘ	
C <sub>io</sub>	B port		1.2 V 10 3.0 V	1.05 V 10 5.5 V		11				13	pF	

 $\begin{array}{ll} (1) & V_{CCI} \text{ is the supply voltage associated with the input port.} \\ (2) & V_{CCO} \text{ is the supply voltage associated with the output port.} \end{array}$ 



#### 6.6 Timing Requirements, V<sub>CCA</sub> = 1.2 V

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 V$ 

			V <sub>CCB</sub> = 1.8 V	V <sub>CCB</sub> = 2.5 V	V <sub>CCB</sub> = 3.3 V	V <sub>CCB</sub> = 5 V	UNIT
			TYP	TYP	TYP	TYP	UNIT
	Data rate		20	20	20	20	Mbps
t <sub>w</sub>	Pulse duration	Data inputs	50	50	50	50	ns

### 6.7 Timing Requirements, $V_{CCA}$ = 1.5 V ± 0.1 V

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.5 V ± 0.1 V (unless otherwise noted)

			V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>ССВ</sub> = ± 0.3		V <sub>CCB</sub> = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			40		40		40		40	Mbps
t <sub>w</sub>	Pulse duration	Data inputs	25		25		25		25		ns

### 6.8 Timing Requirements, V<sub>CCA</sub> = 1.8 V ± 0.15 V

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V ± 0.15 V (unless otherwise noted)

			V <sub>CCB</sub> = 1.8 V V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			60		60		60		60	Mbps
tw	Pulse duration	Data inputs	17		17		17		17		ns

#### 6.9 Timing Requirements, V<sub>CCA</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)

			V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			100		100		100	Mbps
t <sub>w</sub>	t <sub>w</sub> Pulse duration Data inputs		10		10		10		ns

### 6.10 Timing Requirements, $V_{CCA}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V<sub>CCA</sub> = 3.3 V ± 0.3 V (unless otherwise noted)

			V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
tw	Pulse duration	Data inputs	10		10		ns



## 6.11 Switching Characteristics, V<sub>CCA</sub> = 1.2 V

T<sub>A</sub> = 25°C, V<sub>CCA</sub> = 1.2 V

PARAMETER	FROM	то	V <sub>CCB</sub> = 1.8 V	V <sub>CCB</sub> = 2.5 V	V <sub>CCB</sub> = 3.3 V	V <sub>CCB</sub> = 5 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	ТҮР	TYP	
	A	В	6.9	5.7	5.3	5.5	20
t <sub>pd</sub>	В	А	7.4	6.4	6	5.8	ns
	OE	А	1	1	1	1	
t <sub>en</sub>	UE	В	1	1	1	1	μs
	05	А	18	15	14	14	20
t <sub>dis</sub>	OE	В	20	17	16	16	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	nd fall times	4.2	4.2	4.2	4.2	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	nd fall times	2.1	1.5	1.2	1.1	ns
Max data rate			20	20	20	20	Mbps

## 6.12 Switching Characteristics, V<sub>CCA</sub> = 1.5 V $\pm$ 0.1 V

over recommended operating free-air temperature range,  $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$  (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INFOT)	(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+	A	В	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	
t <sub>pd</sub>	В	А	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
+	OE	A		1		1		1		1	
t <sub>en</sub>	UE	В		1		1		1		1	μs
	05	A	5.9	31	5.7	25.9	5.6	23	5.7	22.4	
t <sub>dis</sub>	OE	В	5.4	30.3	4.9	22.8	4.8	20	4.9	19.5	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	nd fall times	1.4	5.1	1.4	5.1	1.4	5.1	1.4	5.1	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	nd fall times	0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
Max data rate			40		40		40		40		Mbps

## 6.13 Switching Characteristics, $V_{CCA}$ = 1.8 V ± 0.15 V

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V ± 0.15 V (unless otherwise noted)

PARAMETER		FROM TO (INPUT) (OUTPUT)		V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		3.3 V V	V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPOT)	(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
•	A	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	
t <sub>pd</sub>	В	A	1.5	12	1.3	8.4	1	7.6	0.9	7.1	ns
t	OE	A		1		1		1		1	
t <sub>en</sub>	UE	В		1		1		1		1	μs
•	05	A	5.9	31	5.1	21.3	5	19.3	5	17.4	
t <sub>dis</sub>	OE	В	5.4	30.3	4.4	20.8	4.2	17.9	4.3	16.3	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	ind fall times	1	4.2	1.1	4.1	1.1	4.1	1.1	4.1	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	nd fall times	0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
Max data rate			60		60		60		60		Mbps



## 6.14 Switching Characteristics, V<sub>CCA</sub> = 2.5 V ± 0.2 V

over recommended operating free-air temperature range, V<sub>CCA</sub> = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ; ± 0.2		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	
+	A	В	1.1	6.3	1	5.2	0.9	4.7	20
t <sub>pd</sub>	В	A	1.2	6.6	1.1	5.1	0.9	4.4	ns
+	OE	A		1		1		1	
t <sub>en</sub>	UE	В		1		1		1	μs
+	OE	А	5.1	21.3	4.6	15.2	4.6	13.2	20
t <sub>dis</sub>	UE	В	4.4	20.8	3.8	16	3.9	13.9	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	nd fall times	0.8	3	0.8	3	0.8	3	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	nd fall times	0.7	3	0.5	2.8	0.4	2.7	ns
Max data rate			100		100		100		Mbps

## 6.15 Switching Characteristics, $V_{CCA}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CCA}$  = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = ± 0.5	UNIT	
		(001901)	MIN	MAX	MIN	MAX	
+	A	В	0.9	4.7	0.8	4	20
t <sub>pd</sub>	В	A	1	4.9	0.9	4.5	ns
	OE	А		1		1	
t <sub>en</sub>	UE	В		1		1	μs
	OE	A	4.6	15.2	4.3	12.1	20
t <sub>dis</sub>		В	3.8	16	3.4	13.2	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	ind fall times	0.7	2.5	0.7	2.5	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	ind fall times	0.5	2.3	0.4	2.7	ns
Max data rate			100		100		Mbps

### 6.16 Operating Characteristics


T<sub>A</sub> = 25°C

						V <sub>CCA</sub>				
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V	
						V <sub>CCB</sub>				
	PARAMETER	TEST CONDITIONS	5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V	3.3 V to 5 V	UNIT
			TYP	TYP	ТҮР	ТҮР	ТҮР	TYP	TYP	
<u> </u>	A-port input, B-port output	C <sub>L</sub> = 0, f = 10 MHz,	7.8	8	8	7	7	8	8	
C <sub>pdA</sub>	B-port input, A-port output	$t_r = t_f = 1 \text{ ns},$	12	11	11	11	11	11	11	pF
<u> </u>	A-port input, B-port output	$OE = V_{CCA}$	38.1	28	29	29	29	29	30	рг
C <sub>pdB</sub>	B-port input, A-port output	(outputs enabled)	25.4	18	17	17	18	20	21	
C	A-port input, B-port output	C <sub>1</sub> = 0, f = 10 MHz,	0.01	0.01	0.01	0.01	0.01	0.01	0.01	
C <sub>pdA</sub>	B-port input, A-port output	$t_r = t_f = 1 \text{ ns},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	nE
<u> </u>	A-port input, B-port output	OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.02	pF
C <sub>pdB</sub>	B-port input, A-port output	outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.03	

Copyright © 2023 Texas Instruments Incorporated




### 6.17 Typical Characteristics





## **Parameter Measurement Information**



A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z<sub>O</sub> = 50 W, dv/dt ≥ 1 V/ns.

C. The outputs are measured one at a time, with one transition per measurement.

- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- F.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuits and Voltage Waveforms




## 7 Detailed Description

### 7.1 Overview

The TXB0101 device is a 1-bit directionless level-shifting and voltage translator specifically designed for translating logic voltage levels. The A port accepts I/O voltages ranging from 1.2 V to 3.6 V, while the B port is able to accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, see TI TXS010X products.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Architecture

The TXB0101 architecture (see Figure 7-1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a DC state, the output drivers of the TXB0101 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70  $\Omega$  at V<sub>CCO</sub> = 1.2 V to 1.8 V, 50  $\Omega$  at V<sub>CCO</sub> = 1.8 V to 3.3 V, and 40  $\Omega$  at V<sub>CCO</sub> = 3.3 V to 5 V.






Figure 7-1. Architecture of TXB0101 I/O Cell

#### 7.3.2 Power Up

During operation, make sure that  $V_{CCA} \le V_{CCB}$  at all times. During power up sequencing,  $V_{CCA} \ge V_{CCB}$  does not damage the device, so any power supply can be ramped up first. The TXB0101 has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA/B} = 0 V$ ) and are placed in high-impedance state.

#### 7.3.3 Enable and Disable

The TXB0101 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time ( $t_{dis}$ ) indicates the delay between when OE goes low and when the outputs are actually disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

#### 7.3.4 Pullup or Pulldown Resistors on I/O Lines

The TXB0101 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0101 have low-DC drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k $\Omega$  to make sure they do not contend with the output drivers of the TXB0101.

For the same reason, the TXB0101 should not be used in applications such as  $I^2C$  or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS010X series of level translators.

### 7.4 Device Functional Modes

The TXB0101 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high-impedance state. Setting the OE input high enables the device.



### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TXB0101 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for open-drain signal translation, see TI TXS010X products. Any external pulldown or pullup resistors are recommended larger than 50 k $\Omega$ .

#### 8.2 Typical Application




Figure 8-1. Typical Application Circuit


#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1. And make sure that  $V_{CCA} \leq V_{CCB}$ .

Table 8-1. Design Parameters						
DESIGN PARAMETER	EXAMPLE VALUE					
Input voltage range	1.2 V to 3.6 V					
Output voltage range	1.65 V to 5.5 V					

## 8.2.1.1 Input Driver Requirements

Typical  $I_{IN}$  vs  $V_{IN}$  characteristics of the TXB0101 are shown in Figure 8-2. For proper operation, the device driving the data I/Os of the TXB0101 must have drive strength of at least ±2 mA.



A.  $V_T$  is the input threshold voltage of the TXB0101 (typically  $V_{CCI}/2$ .

B.  $V_D$  is the supply voltage of the external driver.

#### Figure 8-2. Typical IIN vs VIN Curve

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the TXB0101 device to determine the input voltage range. For a valid logic HIGH the value must exceed the  $V_{IH}$  of the input port. For a valid logic LOW the value must be less than the  $V_{IL}$  of the input port.
- Output voltage range
  - Use the supply voltage of the device that the TXB0101 device is driving to determine the output voltage range.
  - External pullup or pulldown resistors are not recommended. If mandatory, TI recommends the value should be larger than 50 k $\Omega$ .
- An external pulldown or pullup resistor decreases the output  $V_{OH}$  and  $V_{OL}$ . Use Equation 1 and Equation 2 to draft estimate the  $V_{OH}$  and  $V_{OL}$  as a result of an external pulldown and pullup resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5 \text{ k}\Omega)$$
<sup>(1)</sup>


$$V_{OL} = V_{CCx} \times 4.5 \text{ k}\Omega / (R_{PU} + 4.5 \text{ k}\Omega)$$
(2)

where

- $V_{CCx}$  is the output port supply voltage on either  $V_{CCA}$  or  $V_{CCB}$
- $R_{PD}$  is the value of the external pulldown resistor
- R<sub>PU</sub> is the value of the external pullup resistor
- 4.5 k $\Omega$  is the counting the variation of the serial resistor 4 k $\Omega$  in the I/O line.



#### 8.2.3 Application Curve



#### Figure 8-3. Level-Translation of a 2.5-MHz Signal

#### 8.3 Power Supply Recommendations

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. During power up sequencing,  $V_{CCA} \ge V_{CCB}$  does not damage the device, so any power supply can be ramped up first. The TXB0101 has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA/B} = 0 V$ ). The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$  and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver




## 8.4 Layout

#### 8.4.1 Layout Guidelines

For device reliability, the following common printed-circuit board layout guidelines are recommended.

- Bypass capacitors should be used on power supplies, and should be placed as close as possible to the V<sub>CCA</sub>, V<sub>CCB</sub> pin and GND pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one shot duration, approximately 10 ns, making sure that any reflection encounters low impedance at the source driver.

#### 8.4.2 Layout Example






Figure 8-4. Layout Example Recommendation



## 9 Device and Documentation Support

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

NanoFree<sup>™</sup> is a trademark of Texas Instruments. TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TXB0101DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFCF, NFCR)	Samples
TXB0101DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFCF, NFCR)	Samples
TXB0101DBVTG4	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFCF, NFCR)	Samples
TXB0101DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	270	Samples
TXB0101DCKRG4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	270	Samples
TXB0101DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		270	Samples
TXB0101DCKTG4	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	270	Samples
TXB0101DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	27R	Samples
TXB0101DRLT	ACTIVE	SOT-5X3	DRL	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	27R	Samples
TXB0101YZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	27N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	l											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0101DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TXB0101DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TXB0101DCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TXB0101DCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TXB0101DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TXB0101DRLT	SOT-5X3	DRL	6	250	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TXB0101YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Feb-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0101DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TXB0101DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
TXB0101DCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TXB0101DCKT	SC70	DCK	6	250	203.0	203.0	35.0
TXB0101DRLR	SOT-5X3	DRL	6	4000	202.0	201.0	28.0
TXB0101DRLT	SOT-5X3	DRL	6	250	202.0	201.0	28.0
TXB0101YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# **DBV0006A**



# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **YZP0006**



# **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



# YZP0006

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



# YZP0006

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **DRL0006A**



# **PACKAGE OUTLINE**

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD




# **DRL0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



# **DRL0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated